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In this thesis, a bioelectric acquisition system which consists of an 
instrumentation amplifier (IA), a low pass filter (LPF) and an analog-to-digital 
converter (ADC) was design using the Cadence circuit design tool. The system was 
design specifically for ECG signal acquisition. In the implementation of the 
instrumentation amplifier, the nested-chopper architecture was use to help reduce the 
1/f flicker noise which is significant especially at low frequency. In addition, a 
driven-right-leg circuit and a DC suppression circuit was also included in the final 
amplifier circuit to help remove common mode interference originating from nearby 
power sources and baseline DC drift due to patient’s movement. 
In the implementation of the low pass filter, a sixth order 125Hz low pass was 
implemented using the switched capacitor (SC) method. Three Fleischer Laker Active 
SC Biquads, cascaded together, were used for the implementation of this filter. As the 
capacitors used in the implementation of switched capacitor filters take up a lot of the 
precious silicon area, an algorithm is presented to minimize the total capacitance used. 
This was done by an analytical study of the transfer function of the Fleischer Laker 
Active SC Biquad in order to optimize the capacitor assignment followed by employing 
a T-network structure to minimize the capacitance spread. 
As for the ADC, a 12-bit successive approximation analog-to-digital converter 
(SAR ADC) was implemented. A capacitive DAC was use to eliminate the need of a 
sample and hold circuit. By using a novel yet simple algorithm, the total capacitance 
usage is further reduced by half.  
 vi
Numerous post layout simulations were conducted on the circuits implemented 
and the results for all three portion shows promising results. The instrumentation 
amplifier has a total integrated input referred noise (0.1Hz to 125Hz) of as low as 
6.4949µV whereas the low pass filter simulated is highly accurate and have an 
attenuation of 44.74dB from passband edge at 125Hz to stopband edge at 300Hz. The 
ADC on the hand was also simulated to be highly accurate with the maximum error 
across the entire input voltage range being as low as 1 LSB.  
Lastly, test and evaluation of an earlier version of the integrated chip also 
shows promising results. Test conducted in the acquisition of the ECG signals shows 
that important points on the ECG signal can be acquired using the fabricated chip. 
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1.1 Background  
In recent years, in search of methods that are both fast and accurate in diagnosing a 
patient, a particular challenge has arisen in noninvasive medical diagnostic 
procedures. Because biosignals recorded on the body surface reflect the internal 
behavior and the status of particular body organs, they are ideally suited to provide 
essential information of these organs to the clinician without any invasive measures. 
Before these signals could be studied and analyze, a bioelectric signal acquisition 
system is required to translate these biosignals into useful electric signals which can 
then be processed, displayed and stored on electronic devices.  
 
 
Figure 1.1: Overview of the bioelectric acquisition system  
 
The bioelectric signal acquisition system for medical application usually 
consists of the transducer, followed by an instrumentation amplifier (IA) and a low 
pass filter (LPF) in the analog preprocessing block, and end with an analog-to-digital 
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converter (ADC) as is illustrated in the Figure 1.1. This whole system serves to 
collect the analog bioelectric signal generated by the human body such as the 
electrocardiogram (ECG) signal and the electroencephalogram (EEG) signal and 
convert them into digital signals. By doing so, the data can easily be stored and 
processed later using computers or be transmitted out to remote receiver using digital 
communication methods. However as these measuring instruments are commonly 
subjected to high frequency noises originated either from radio broadcast or cellular 
phones and low frequency artifacts from human himself, the analog preprocessing 
blocks must have a high performance over the required frequency range to ensure 
good filtering before the  bioelectric signals are being processed.  
There are various types of bioelectric signals that are used for medical 
applications and a few major bioelectric signals are shown in Table 1.1. As seen 
from the table, these signals typically are in the range of 1µV-25mV while the 
frequencies are usually in the range of a few hertz to a few hundred hertz. With their 
low magnitude and low frequency characteristics, these bioelectric signals collected 
are commonly subjected to flicker noise (1/f) which could easily overwhelm the 
bioelectric signals particularly at very low frequencies.  Therefore, in the 
implementation of the instrumentation amplifier, the design of a low noise circuit 
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Electrocardiography (ECG) skin electrodes 0.1 ~ 25mV 0.1-125 
Electroencephalogram (EEG) scalp electrodes 5 ~ 200µV DC - 60 
Electrogastrography (EGG) stomach-surface 
electrodes 
0.5 ~ 80 mV 
 
DC - 1 
 
Electrooculography (EOG) contact electrode 50 ~ 3500µV DC - 50 
Electroretinography (ERG) contact electrode 0 ~ 900µV DC - 50 
Table 1.1: Voltage and Frequency ranges for some important parameters measured 
in the human body 
From Table 1.1, we can also see that the low-pass filter which serves to 
adjust the frequency band according to the required bioelectric input signals have to 
have a low cutoff frequency (<125Hz). This result in a large time constant needed for 
the implementation of the low pass filter which leads to the need for large size 
capacitors. For practical capacitor implementation, silicon area requirement usually 
limits its size and can be no larger than 50pF. In addition to a low cutoff frequency, a 
sharp attenuation LPF is also required to remove aliasing noises before it is 
converted to digital signals.  
Lastly, as even a small deviation of the bioelectric signals is important in the 
diagnosis of a patient; an accurate analog-to-digital converter is required so that the 
output waveform display on the monitor screens is in the exact form as the original 
bioelectric signal.  Even with a pre-amplification from the instrumentation amplifier, 
an analog-to-digital converter with a resolution of 10-12bits is still required.  
Chapter 1: Introduction 
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1.2 Literature Overview and Proposed Method 
Several design techniques have already been proposed for the implementation of 
such bioelectric acquisition system [1], [2]. In these papers, high resolution 
acquisition systems were designed using multiple chips combined into an 
embedded system on a printed circuit board (PCB). As the result, these systems are 
more bulky and not suitable to be a very portable device where the users can wear 
the system while conducting daily activities without being constrained.  
 An effort to combine these systems into a single chip solution was shown 
by Lasanen and Kostamovaara [3]. In their system, they have employed an offset-
compensated preamplifier and a 8th order Butterworth switched-opamp, switched 
capacitor filter to realize a circuit that can operate at a very low supply voltage of 
1V-1.8V. A similar system was proposed by C.J Yen [4] where he concentrated on 
critical issues relating to the design of a high performance analog preprocessor 
which includes offset minimization, noise performance, power consumption and 
process-dependent limitation. However, in both these systems, an analog-to-digital 
conversion was implemented separately.  
In this project, a bioelectric signal acquisition system, specifically for ECG 
signal acquisition, consisting of the instrumentation amplifier, the low pass filter 
and the ADC will be implemented on a single chip as shown in Figure 1.2. This not 
only help to increase the overall performance compared to the implementation on 
PCB level but can also help remove repetitive components which will be reveal 
later in the report. Upon conversion of the ECG signal, the digital data will be fed 
into a microprocessor for analyzing and storage purposes.  
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Figure 1.2: Bioelectric acquisition system for ECG signal acquisition 
 
In the implementation of the instrumentation amplifier, the nested chopper 
architecture was used to remove the 1/f flicker noise. A driven-right-leg circuit and 
a DC suppression circuits which function to remove common mode interference 
and baseline drift are also added into the final instrumentation amplifier to 
eliminate the need for external circuits during the actual signal acquisition process.  
In the implementation of the low pass filter, a 125Hz Butterworth low pass 
filter was implemented using the switched capacitor (SC).  The motivation behind 
using the switched capacitor technique is due to the good accuracy and its ability to 
implement large resistors using small capacitor through the resistor approximation 
technique. To further reduce the total capacitance in the circuit, a capacitor 
optimization method and a T-network structure was proposed which help save 
precious silicon area by obtaining the minimum possible capacitor value needed and 
by reducing the total capacitance spread.  
Lastly, a 12-bit successive approximation analog-to-digital converter was 
implemented for the data conversion process. The structure was chosen ahead of 
other structures such as the flash converter and dual slope integrating converter for 
its high accuracy and low power consumption characteristics. In addition, a novel 
Chapter 1: Introduction 
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implementation method was also introduced which will help reduce the total 
capacitance required by half.  
Table 1.2 shows a summary of the intended specification for the individual 
building blocks used to implement the final bioelectric acquisition system 
specifically for ECG signal.  




- Low Noise and Interference 
- Low Power Consumption 
- Programmable gain  
> 40dB SNR (Vn<10 µV) 
< 3mW ( I <1mA) 
Low Pass Filter 
(LPF) 
- Accurate cutoff frequency 
- High attenuation at 300Hz 
- Low power consumption 
- Low passband distortion 
125Hz 
> 40dB attenuation 
<1mW (I <333µA) 
Analog-to-Digital 
Converter (ADC) 
- High conversion accuracy  
- Low Power Consumption 
>10 bit accuracy  
<1mW (I <333µA) 
 
Table 1.2: Specification of individual building blocks of the ECG bioelectric 
acquisition system 
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1.3 Thesis Organization 
During the course of this project, two separate designs of the bioelectric acquisition 
system were actually implemented. The first design, which was a simpler design, 
was aimed towards testing the general functionality of the whole system. The 
design was fabricated in the middle of this project and the results served to provide 
a good insight of the potential problems that may have been overlooked through 
simulations alone. Based on the results that were obtained through the evaluation of 
the fabricated chip, improvements were made to each building block to come out 
with the final bioelectric acquisition system design.  
  Therefore, in the following chapter, Chapter 2, the test and evaluation of 
the initial fabricated chip is first presented. And base on the insights that were 
attained through the evaluation of the fabricated chip, possible improvements were 
suggested to be implemented. The final implementation and the overall architecture 
of the each building block in the bioelectric acquisition system, namely the 
instrumentation amplifier the low pass filter and the analog-to-digital converter will 
then be explained in detail in Chapter 3, Chapter 4 and Chapter 5 respectively. 
In each of these chapters, potential problems that may affect the final performance 
of each building block will also be discussed. This will be followed by precautions 
taken to solve or to minimize their effects.  
In Chapter 6, the final schematic design and the mask layout drawn will be 
presented. This will give an insight of the final die size required for the actual 
implementation of the whole bioelectric acquisition system. To show its final 
performance, post layout simulations of each building block, which includes all the 
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parasitic capacitance, will be presented. This will give a good insight of the final 
performance of the implemented system.  
Lastly, in Chapter 7, the conclusion of the project is presented to 
summarize the achievements obtained. A brief discussion of the problems 
encountered together with the proposed future works will also be included. 
Chapter 2: Test and Evaluation of the Initial Fabricated IC 
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CHAPTER 2 




An earlier version of the bioelectric acquisition system was sent for fabrication. In 
this version, the instrumentation amplifier was constructed using a simple three op-
amp structure. This structure serves to amplify the voltage difference between only 
two electrodes and the gain of this instrumentation amplifier is varied by changing a 
single external resistor. This was followed by a 6th order switched capacitor low pass 
filter which was implemented by cascading three second order Fleischer Laker 
Active-SC Biquad. For the analog-to-digital converter (ADC), a 12 bit successive 
approximation analog-to-digital converter was implemented. The main purpose of 
this fabrication was first to confirm the general functionality of the initial design. In 
addition, it also serves to obtain an insight of any potential problems that may be 
overlooked through simulation alone. With this information in mind, the final design 
will not only be aimed towards providing a working acquisition system but will also 
aim towards solving each of these problems.  
 
2.2 Brief Description of the Initial Design 
As mentioned earlier, the initial instrumentation amplifier was implemented using 
the basic three op-amp structure as shown in Figure 2.1. The first two op-amps serve 
as the buffered gain stage where the gain is varied by adjusting the value of a single 
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resistor, R3. This is followed by a third op-amp which serves as a difference 
amplifier with unity gain. Everything in this schematic was implemented on chip 
except the variable gain resistor R3.   
 
Figure 2.1: Initial design of the instrumentation amplifier 
 The low pass filter on the other hand was implemented using the switched 
capacitor architecture. As shown in Figure 2.2, the filter is made up of three second 
order Fleischer Laker SC biquad, cascaded in series to obtain a 6th order Butterworth 
low pass filter. These SC biquads are controlled using a non-overlapping clock 
generator for the proper operation of the switched capacitors. Except for the clock 
signal which was generated externally using the 555 timer, everything else in this 
schematic was implemented on chip.  
 
Figure 2.2: Initial design of the low pass filter 
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Finally, the 12-bit analog-to-digital converter was implemented using the 
successive approximation architecture. This is shown in Figure 2.3 where it consists 
of the standard capacitor DAC, the successive approximation register (SAR), a 
counter, a decoder and a comparator. A rectifier was also used to invert the signal 
below AGND (1.65V) as the AGND was used as the reference voltage for comparison. 
Upon conversion, a digital output latch is used to retain the final digital value. 
However, in this initial design, most of the controlling signals (e.g. Sampling/ 
Convert signal), which are not shown here, are still implemented externally.  
 
Figure 2.3: Initial design of the analog-to-digital converter 
 
2.3 Printed Circuit Board Design 
In order to test the fabricated chip, a printed circuit board (PCB) was designed using 
the Design Explorer (DXP) tool by Altium. The PCB design mainly concentrated on 
implementing sub-circuits that are not included in the fabricated chip. These sub-
Chapter 2: Test and Evaluation of the Initial Fabricated IC 
 12
circuits include the variable gain resistors and the ESD protection circuit for the 
instrumentation amplifier, various clock signals for the analog-to-digital converter 
and voltage regulators for analog and digital power supplies. Figure 2.4 show the 
final PCB design used to test the fabricated chip. The components used to implement 
these external circuits are shown in Table 2.1. 
 
Figure 2.4: PCB Design used for chip testing 
Components Manufacturer Purpose 
LE00AB/C STMircroelectronics 3V and 3.3V voltage regulator 
BC546 Philips BJT transistor for the ESD 
protection 
CD4069UBC Fairchild Inverters for clock signals 
ICM7555 Philips CMOS timer for clock signals 
Trimmers/ Resistors  Variable gain stage 
Capacitors  Power supply coupling  
Table 2.1: Component used for chip testing and evaluation 
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2.4 Test and Evaluation of the Instrumentation Amplifier  
Equipments:   a) Agilent 54622D Mixed Signal Oscilloscope 
  b) E3631A Hewlett Packard Triple Output DC Power Supply 
  c) Agilent 33250A Function Generator 
d) Agilent 35670A Dynamic Signal Analyzer 
Testing and evaluation of the instrumentation amplifier was mainly done using the 
Agilent 35670A Dynamic Signal Analyzer as it is design to test low frequency 
circuits. Figure 2.5 shows the phase and magnitude response obtained when the 
variable gain is set to 200. The result shows a DC gain of approximated 47dB which 
is equivalent to a gain of 223V/V.  This shows that the gain obtained from the 
fabricated chip is quite accurate. The difference observed is most probably due to the 
uncertainty of the pad resistance. 
 
Figure 2.5: Phase (top left) and magnitude (bottom left) response of the IA 
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Figure 2.6 shows the input referred noise spectrum of the instrumentation amplifier 
for a bandwidth of 1-100Hz. The sharp spike recorded on the noise spectrum is due 
to the 50Hz interference from the power supply. This interference could be removed 
with proper shielding. Measured total input referred noise integrated from 1Hz to 
125Hz is 1.26mVrms. The noise figure above 100Hz is obtained through 




Figure 2.6: Input referred noise of the instrumentation amplifier 
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2.5 Test and Evaluation of the Low Pass Filter  
Equipments:   a) Agilent 54622D Mixed Signal Oscilloscope 
  b) E3631A Hewlett Packard Triple Output DC Power Supply 
  c) Agilent 33250A Function Generator 
d) Agilent 35670A Dynamic Signal Analyzer 
Like the instrumentation amplifier, testing and evaluation of the low pass filter was 
mainly done using the Agilent 35670A Dynamic Signal Analyzer. For the filter 
design, a second order and a sixth order filter was fabricated on the same chip where 
their phase and magnitude response is shown in Figure 2.7 and Figure 2.8 
respectively.  
 
Figure 2.7: Phase (top) and magnitude (bottom) response of a second order LPF 
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Figure 2.8: Phase (top) and magnitude (bottom) response of a sixth order LPF 
From the test result a DC gain of approximately 2dB and 9dB is recorded for the 
second order filter and the sixth order filter respectively. These values are slightly 
lower than the gain obtained through simulations (which will be shown later in 
chapter 6) which are 3.52dB and 10.56dB respectively. The 3dB corner frequency 
for the second order filter is measured at 130Hz while the 3dB corner frequency for 
the sixth order filter is measured at 124Hz.  At the frequency of 300Hz, the 
attenuation achieve with a second order filter is only 15dB compared to a 40dB drop 
achieve using the sixth order filter. These test results show that the filter fabricated 
exhibit characteristic that is very close to that attained through simulation. 
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2.6 Test and Evaluation of the Analog-to-Digital Converter  
Equipments:   a) Agilent 54622D Mixed Signal Oscilloscope 
  b) E3631A Hewlett Packard Triple Output DC Power Supply 
  c) Agilent 33250A Function Generator 
d) Agilent 1672G Logic Analyzer 
Test and evaluation of the analog-to-digital converter was conducted mainly using 
the digital input probe of the oscilloscope as well as the logic analyzer. From the test 
result shown in Figure 2.9 (left), it is observed that the output voltage trend generally 
agrees with the input voltage trend which confirms the validity of the high order bits 
of the ADC.  However, close observation shows that there are still some errors 
especially for the input voltage between 0.5V to 1.5V where the actual results appear 
to be lower than the ideal or theoretical results. The output voltage error is calculated 
for examination and is shown in Figure 2.9 (right). 
 
Figure 2.9: Output voltage of the analog-to-digital converter (left) and the 
calculated output voltage error (right) 
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From the error voltage calculated, it is seen that the error voltage decreases as 
the input voltage increases. This shows that there is a gain error in the fabricated 
ADC. In addition to that, there is also a discontinuity in the error trend between the 
higher input voltage and lower input voltage. This observation shows that there is a 
problem in the implementation of the signal inverter. The signal inverter serves to 
invert input signals that are lower than the analog ground voltage (1.65V).  
Using the logic analyzer, the integrated nonlinearity (INL) and the 
differential nonlinearity (DNL) was obtained. These analyses were conducted using 
the histogram test method [5]. This approach which is also known as code density 
test is performed in the amplitude domain of a data converter. During a histogram 
test, a repetitive and dynamic signal with a bathtub distribution (e.g. a sine wave) is 
applied to the ADC which generates a corresponding distribution of digital codes at 
the output of the converter. From the deviation of the corresponding output code 
distribution INL and DNL can be calculated. 
 
Figure 2.10: Histogram showing the distribution of the digital output code 
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Figure 2.10 shows the distribution of the digital output code when a sine 
wave slightly larger than the input range of the ADC is applied. The thin line (green) 
at the center shows the expected distribution from the histogram test. The test results 
shows that the distribution of the digital output follows quite closely to the expected 
distribution except for certain equally spaced codes. This was later reveal as a human 
error as the free terminal of C5 in the capacitor array was routed wrongly and was 
shorted to ground. As the results, certain codes within the range of XXXX XX10 
0000 - XXXX XX11 1111 are rounded down to XXXX XX00 0000 and causes a 
peak in the histogram at every 26 interval.   
Figure 2.11 shows the resultant DNL plot derived from the histogram test. 
The details of the derivation can be obtained from the MATLAB code shown in 
Appendix 2. From the test result, it is seen that the DNL is within ±1.5 if the error 
codes are omitted. The resultant INL is not shown here as the error codes cause the 
results to be meaningless.    
 
Figure 2.11: Differential Non Linearity (DNL) of the ADC 
Chapter 2: Test and Evaluation of the Initial Fabricated IC 
 20
2.7 Electrocardiogram (ECG) Signal Acquisition Test 
An electrocardiogram (ECG) signal acquisition test was conducted to test the 
practical application of the instrumentation amplifier and the low pass filter for 
medical application. The simulation was conducted using the Sarria ST-10 ECG 
Simulator to provide the input signals and the output is observed through an 
oscilloscope. The two inputs of the instrumentation amplifier are connected to A and 
B to obtain the Lead1 ECG data. The avR is connected to AGND. Figure 2.12 shows a 
typical ECG signal that was used for comparison purpose. 
 
Figure 2.12: A typical ECG signal  
 Figure 2.13 shows the ECG signal obtained from the output of the 
instrumentation amplifier. With a gain of 200V/V, the ECG signal is sufficiently 
amplified and observable as there is an evident 1Hz signal seen using the 
oscilloscope. However, there seems to be a large amount of high frequency 
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interference recorded together with the ECG signal. Besides that, there is also a 
significant DC offset observed as the average voltage is lower than 1.5V.   
 
Figure 2.13: ECG signal output obtained from the output of the instrumentation 
amplifier  
 
Figure 2.14: ECG signal output obtained after passing through the low pass filter 
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Figure 2.14 shows the test output obtain after passing the ECG signal 
obtained from the instrumentation amplifier through the sixth order low pass filter. 
From the test result, it is evident that the high frequency noise is removed effectively 
where the P, Q, R, S, T and U point of and ECG signal becomes clearer. However, 
there is still some distortion observed in the output waveform. This is most probably 
due to the 50Hz power interference that has not been removed.  
 
2.8 Conclusion from Test and Evaluation of the fabricated IC 
From the results obtained through the evaluation of the fabricated chip, it is observed 
that the fabricated chip succeeded in performing the general function of the 
bioelectric acquisition system. Except for the low pass filter which has performed 
favorably, improvements are needed for both the instrumentation amplifier and the 
analog to digital converter.  
For the instrumentation amplifier, the total integrated input referred noise of 
1.26mVrms is still considerably high. For improved accuracy of the final ECG signal 
or for the use of the acquisition of weaker bioelectric signal like in the 
electroencephalography (EEG) where the signal strength is as low as  5 ~ 200µV, 
this noise level is not acceptable. Besides that, a more accurate gain stage is also 
needed for the instrumentation amplifier. By having a more accurate gain stage, we 
will not need to limit the admissible gain of the amplifier to prevent amplifier 
saturation.  
For the analog-to-digital converter, a major concern is the signal inversion 
using the rectifier. As can be seen from the test result, this rectifier introduced an 
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offset to the inverted signal.  In addition, as numerous control clock signals such as 
the convert signal (signal that differentiate the sampling phase and the conversion 
phase) and the reset signal are implemented externally, number of external 
components needed is quite significant.  
Therefore, to improve the final bioelectric acquisition system, the following 
improvements were implemented in the final design.  















1. Driven-right-leg circuit and AC coupling circuit can be added to 
reduce the effects of common mode interferences and DC offset. 
2. Nested Chopper Amplifier can be used to reduce the 1/f noise that 
is severe in the instrumentation amplifier.  
















1. Numerous clocks signal for the ADC can be implemented on the 
chip itself to reduce the number of external components.  
2. Find an alternative method to implement the successive 
approximation ADC without the need for a signal inverter 
Table 2.2: Suggested improvements from the initial design 
 
In the following chapters, the final circuit designs of each building block will 
the described in detail with these suggested improvements in mind.  
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CHAPTER 3 




The implementation of an Instrumentation Amplifier (IA) serves to provide an 
interface between the patient and medical devices. Particularly for the collection of 
biological signals with low magnitude of approximately 10µV to 1mV and low 
frequency of approximately 0.1Hz to 125Hz, one important consideration is the final 
input referred noise as well as the offset voltage. This is because at low frequency, 
1/f noise can be quite significant and the offset voltage can easily saturate the 
amplifier when a high gain is needed to amplify the low biological signals.  
Besides that, an instrumentation amplifier should also have a high common 
mode rejection ratio (CMRR). This is necessary to help reduce interference 
originating from nearby power sources which commonly introduces a 50Hz or 60Hz 
noise interference into the bioelectric signals acquired. Other properties that are 
required in an instrumentation amplifier include having a low offset voltage drift, a 
simple gain selection and adequate bandwidth. 
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3.2 Design of the Instrumentation Amplifier 
An instrumentation amplifier is basically a differential op-amp which serves to 
measure the voltage difference between two points on the patient. However, it cannot 
be implemented using just an op-amp with no feedback as its gain is difficult to 
control, and it is normally too high to be of any practical use. Hence a close loop 
structure as shown in Figure 3.1(a) is used. The four resistor values are set to be 
equal, to provide a differential voltage gain of 1.  
 
Figure 3.1: (a) Basic differential amplifier structure and (b) buffered differential 
amplifier used to implement the instrumentation amplifier 
One major limitation of the amplifier design in Figure 3.1(a) is the fact that its input 
impedances are rather low. Each input voltage source has to drive current through a 
resistance, which constitutes far less impedance than the bare input of an op-amp 
alone. This is solved by adding voltage follower at each input nodes to serve as a 
‘buffer’. This buffered structure which is shown in Figure 3.1(b) also has an 
advantage in its ease of gain adjustment through the variation of a single resistor. 
The negative feedback of the buffer op-amps causes the voltage at point 1 and point 
2 to be equal to V1 and V2 respectively. Since the feedback loops of the two input 
op-amps draw no current and the voltage drop between points 3 and 4  is equal to 







RVVV 211234     (Eq. 3.1) 
Amplifying this differential voltage with a unity gain structure on the right, the final 






A     (Eq. 3.2) 
 
3.2.1 Chopper Instrumentation Amplifier 
As mentioned previously, one of the major factors to consider in the implementation 
of an instrumentation amplifier for medical application is the significant high 1/f 
noise and the unavoidable input offset present in any untrimmed CMOS circuits. The 
high 1/f would degrade the signal-to-noise ratio of the amplifier as the collected 
biological signals have magnitude as low as a few µV. These low biological signals 
which necessitate the instrumentation amplifier to have considerable gain could lead 
to output saturation if the unavoidable input offset is not taken into consideration.  
 
Figure 3.2: Chopper amplifier and chopping principle in the frequency domain 
 To overcome this problem, chopper amplifier [6], [7] is used in the 
implementation of the 3 op-amp instrumentation amplifier. Like autozeroing, 
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chopper technique is a type of dynamic offset-cancellation technique. The technique 
makes use of the modulation principle to separate the useful signal from noise and 
offset. As illustrated in Figure 3.2, this is possible simply by performing an extra 
modulation only on the useful signal and not on the unwanted noise and offset with 
the help of a pair of choppers.  The input signal, with spectrum limited to fchop/2, will 
be modulated to the chopping frequency and demodulated back to the baseband after 
the second modulation. Any noise sources and offset that originate from within the 
pair of chopper will only be modulated once and will remain at the chopping 
frequency and its odd harmonics. These frequency components can then be easily 
removed using a low pass filter.  
  
Figure 3.3: Noise power spectrum of chopper amplifier 
 Figure 3.3 shows the theoretical achievable noise power spectrum using 
chopper amplifier if fchop>fcorner. From the figure, it is seen that by using chopper 
amplifier for the implementation of the instrumentation amplifier for the acquisition 
of low frequency biological signals, the total input referred noise of the final 
instrumentation amplifier can be drastically improved.  This method is also prove 
superior compare to autozeroing technique  as the input signal of chopper amplifier 
is not sampled, which makes it impossible for wideband thermal noise to fold back 
into the baseband [8]. 
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3.2.2 Residue Offset in Chopper Amplifier  
The result shown Figure 3.3 is achievable assuming an ideal case where all noise 
sources originate only within the pair of choppers and are modulated only once. 
However, in actual implementation, the choppers, which are implemented using 
MOS switches, are not ideal. They include non-idealities such as clock feedthrough 
and channel charge injection which add spikes into signal as shown in Figure 3.4. 
The spikes from the first chopper are demodulated back into the baseband and cause 
residue offset to be observed in chopper amplifiers.   
 
Figure 3.4: Residue offset caused by spikes upon demodulation. These spikes 
originate from charge injection and parasitic coupling Cp in the input modulator 
 As can be seen from Figure 3.4, the residue offset is determined by the 
number of the spikes as well as the energy content of the spikes which are dictated 
by the time constant, τ. Simply lowering the chopping frequency to reduce the 
number of spikes is not an option as the chopping frequency is limited by the corner 
frequency of the 1/f noise. Likewise, the parasitic coupling and the input impedance 
that determines the time constant, τ and the perfect matching of small transistor that 
determines the amount of charge injection are beyond the designer’s control.  
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3.2.3 Nested-Chopper Instrumentation Amplifier 
In order to further improve the final input referred noise and offset of the 
instrumentation amplifier, the nested-chopper instrumentation amplifier is used [9]. 
In this technique, another pair of choppers with a much lower chopping frequency is 
added on top of the original chopper amplifier. Unlike in the chopper amplifier case 
where the chopping frequency is limited by the noise corner frequency, the chopping 
frequency of the outer chopper pair can be much lower because the 1/f noise is 
already removed by the inner chopper pair. The residue offset due to the inner 
chopper pair is then removed by the outer chopper pair in the same manner as a basic 
chopper amplifier because the noise is generated within the outer chopper pair. As 
the outer chopper pair has a much lower frequency, the final offset of the nested-
chopper amplifier will be much lower. The principle of the nested-chopper technique 
is illustrated in Figure 3.5 where the residue offset due to the inner chopper pair is 
completely removed by the outer chopper pair. 
 
Figure 3.5: Residual offset using nested-chopper instrumentation amplifier 
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 From the illustrated principle, the theoretical improvement in the residue 
offset using the nested-chopper amplifier is the ratio of fchophigh and fchoplow. However, 
one drawback of this technique is that the input signal frequency allowed is now 
reduced to half fchoplow. Fortunately, this is not a major problem in the acquisition of 
bioelectric signals as their frequencies are normally low.  
 The implementation of the nested chopper technique on a buffered 
differential amplifier is as shown in Figure 3.6. The amplifiers in the buffered stage 
are replaced by chopper amplifiers and the lower frequency choppers are placed at 
the front and back of the buffered stage. The nested chopper only includes the 
buffered stage as this is the main amplification stage. Amplifiers A3 and A4 serve to 
convert the differential output of the chopper amplifier to a single output. These two 
amplifiers will not contribute significant noise and offset as long as A1, 2 >> A3, 4.  
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3.3 Circuit Design of the Nested-Chopper Instrumentation Amplifier 
The circuit implementation of the nested chopper input buffered stage which consists 
of a ‘chopper-amplifier-chopper-amplifier’ structure is shown in Figure 3.7. The 
amplifier within the chopper is implemented using a two-stage fully differential 
amplifier. Keeping it fully differential helps to reduce the effects of charge injection 
from the chopper switches and having two stages help to overcome the trade off 
between low noise and high gain implementation. The first stage which is formed by 
M1, M2, R1 and R2 is designed to be a low noise stage. The noise performance is 
optimized firstly by using resistors R1 and R2 instead of active loads, secondly by 
choosing a high W over L ratio of input transistors M1 and M2 and thirdly by having 
a high transconductance (to reduce thermal noise). As the result of a high 
transconductance, the gain at this stage is low; approximately 15-20dB. 
 
Figure 3.7: Schematic diagram of the chopper amplifier 
 The second stage which is formed by M3, M4, M5 and M6 is designed to be a 
high gain stage. As mentioned previously, the high gain is essential to reduce the 
influence of the offsets and noise of the subsequent stages outside the choppers. The 
high gain is achieved by having a low tail current which will reduce the 
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transconductance as well. Hence, the tail current can only be reduced to a certain 
value to prevent turning the second stage to become the dominant noise source. This 







=2     (Eq. 3.3) 
21 >* nn VgainV     (Eq. 3.4) 
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With a gain of 20 from the first stage, the transconductance of the second stage can 
be a maximum of 400 times lower without turning into the dominant noise source.  
 As the second stage is a fully differential stage with active load, a common 
mode feedback circuit (CMFB) is necessary to define the common-mode voltage on 
the drains of M3 and M4. This is done by measuring the differential voltage at the 
output of the second stage and feed it into the CMFB circuit as shown in Figure 2.8.  
When the common mode voltage is equal to VC, i.e. (Vout+ - VC) equals (VC - Vout-), 
the current through Q1 equals the current through Q3 and the current through Q2 
equals the current through Q4. As the result, the current through Q5, and hence Vctrl, 
will remain the same regardless of the differential voltage at the output. On the other 
hand, if a positive common mode voltage is present, i.e. (Vout+ - VC) > (VC - Vout-), 
the additional voltage at the outputs will cause the current at the opposition branch 
through Q2 and Q3 to increase. Current through Q5, and hence Vctrl, increases 
accordingly which increases the gate bias voltage of the NMOS transistors (M5 and 
M6) in the differential amplifier that will bring the common mode voltage down to 
VC. Thus, as long as the common-mode loop gain is large enough, and the 
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differential signals do not cause transistors in the differential pair to turn off, the 
common mode output voltage will be kept very close to VC. 
 
Figure 3.8: Common-mode feedback circuit where Q1, Q2, Q3 and Q4 are identical 
The amplifier outside the chopper is essentially a miller stage. This stage is 
made up of M7, M8, M9, M10, M11, M12, C1 and C2 where M11, M12 functioned as an 
inverter.  This stage is to assure stability of the operational amplifier by ensuring the 
overall gain drops below unity before a 180° phase shift is achieved. 
As for the differential amplifier, a two stage operational amplifier was used. 
The detail design of the operational amplifier is explained in the next chapter 
together with the design of the low pass filter. In addition, the low pass filter 
implemented in the next chapter which serves to remove high frequency noise and 
aliasing noise will also double as the low pass filter required to remove the chopping 
noise in the nested chopper instrumentation amplifier. 
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3.4 Common Mode Voltage Interference  
Biopotential recordings such as the ECG, EEG and EMG are frequently plagued with 
interference originating from nearby power sources. There are four ways in which an 
electromagnetic source such as 50Hz power lines can cause interference in a 
biopotential recording [10]. (a) A magnetic field causes an induced voltage in the 
loop formed by the electrode leads. (b) An electric field induces into the electrode 
leads a displacement current which flows through the patient and results in a voltage 
drop across the electrode. (c)An electric field induces into the patient a displacement 
current which may cause interference voltage between the two recording electrodes 
as it flows through the body impedance. (d) The current induced into the patient also 
create a voltage between the two recording electrodes and the amplifier common. 
This voltage is common to both electrodes and therefore cause common mode 
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Magnetic interference, KBS, can be reduced by twisting the leads together to 
decrease the loop area and thus the induced voltage. Induced currents (ib1 and ib2) can 
be minimized by either shielding the cable or incorporating a buffer into the 
electrode whereas careful electrode positioning avoids recording the voltage caused 
by displacement currents, ib, flowing through the body. Therefore, the only factor 
that will affect final signal acquisition is the common mode voltage.  
(a) (b) (c) (d) 
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Figure 3.9: Model for two bioelectric signal recording 
The common voltage on a body vC is composed of a static voltage component 
vS and a power-line-induced ac component vA. vA is caused by a displacement current 
id flowing through stray capacitance as show in Figure 3.9. The capacitance is 
determined by how close the patient is to power sources and grounded objects. On 
the other hand, static voltage vs is created by the patient’s movement due to friction 
where the charge induced through friction is stored in C2. A change in vs will disrupt 
the baseline of the recording and may cause the amplifier to saturate.  
For the same common mode impedance, Zcm and assuming the Zcm is much 














vv 1  ≈  where  21 - eed ZZZ =   (Eq. 3.7) 
From Eq. 3.7, it is seen that the rejection of the common-mode voltage is not solely 
determined by the CMRR of the instrumentation amplifier. Difference in electrode 
resistance, Zd, through the difference in wire length and contact resistance will 
deteriorate the final CMRR and result in unwanted voltage interference.  
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3.4.1 Driven-Right-Leg (DRL) Circuit 
A simple method to reduce the common-mode voltage and hence the common mode 
voltage interference is by connecting the circuit common to the patient directly 
through a 3rd electrode. This is usually done on the patient’s right leg in the ECG or 
EEG signal acquisition process. However this method of reducing the resistance will 
only be true if the electrode-skin impedance is low. Poor electrode contact may 
present up to 100kΩ of resistance between the patient and the circuit common and 
thus increases vC. 
 To overcome this problem, the driven-right-leg (DRL) circuit [11] as shown 
in Figure 3.10 is added to the instrumentation amplifier. By connecting the input of 
the DRL circuit to the vC point obtained from the circuit, a negative feedback loop is 
obtained where the resultant vC can be calculated as shown below where G is the 
close loop gain of the inverting amplifier. 
CX Gvv −=     (Eq. 3.8) 










+=    (Eq. 3.10) 
 
Figure 3.10: Model for three electrode bioelectric signal recording with a driven-
right-leg circuit 
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From Eq. 3.10, we can see that the impedance of the 3rd electrode can be 
significantly reduced using the DRL circuit. Since the whole system is a negative 
feedback circuit, CDRL was used instead of a resistor in order to form a dominant pole 
in circuit’s frequency response. This is to ensure the stability of the circuit and avoid 
possible oscillation.  
 
3.5 Overall Circuit Diagram of the Instrumentation Amplifier 
 Figure 3.11 shows the final circuit diagram of the entire instrumentation 
amplifier. Switch S1 and S2 and the resistors connected to it serves to provide an 
additional gain if required. These switches will be control externally.  In addition, an 
active DC suppression circuit is also added into the circuit using A0, C0 and R0 to 







sT +=     (Eq. 3.11) 
 
Figure 3.11: Final circuit diagram of the entire instrumentation amplifier 
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3.6 Conclusion  
In this chapter, the implementation of the instrumentation amplifier, the first building 
block of the bioelectric acquisition system, is presented.  It is basically designed 
based on a three op-amp buffered differential amplifier structure with specific 
modifications made to further improve the performance of the instrumentation 
amplifier. These modifications include the nested chopper architecture which helps 
improve the noise performance of the amplifier and the driven right leg circuit which 
helps to reduce any common-mode voltage interferences. 
With the instrumentation amplifier, an interface between the patient and the 
medical devices is established. The small bioelectric signal which is amplified using 
the instrumentation amplifier will next be passed through a low pass filter to remove 
any unwanted high frequency noise. The implementation of the low pass filter will 
be explained in the following chapter.  








Low-frequency filters are essential building blocks for biomedical systems where it 
is commonly located in the analog preprocessing blocks. In the acquisition of 
bioelectric signals such as the electric current developed by the heart in 
electrocardiogram (ECG) or the electrical activity taking place in the brain in 
electroencephalogram (EEG), low pass filters serve to prevent any form of distortion 
to the input signal that will cause it to become inaccurate. These measuring 
instruments are commonly subjected to high frequency noises originated either from 
radio broadcast, computers or cellular phones. Besides that, it also serves to band 
limit the biological signal before it is passed through an analog-to-digital converter 
to avoid aliasing. Even though input signals with frequencies above fs/2 may not be 
sampled due to the Nyquist theorem, these frequencies must be filtered with a high 
quality low pass filter to avoid aliasing noise. 
 
Figure 4.1: Anti-aliasing filter characteristic  
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As the design of the low pass filter for medical application usually involves 
signals at very low frequencies (<100Hz), a large time constant is usually needed 
that result in the need for large size capacitors. For practical capacitor 
implementation, silicon area requirement usually limits the capacitor size to be no 
larger than 50pF. Therefore, special design techniques need to be employed for the 
implementation of a high performance filter operating at very low frequencies but 
still have good area efficiencies. 
In this project, a 125Hz Butterworth low pass filter was implemented using 
the switched capacitor (SC) technique. The motivation behind using the switched 
capacitor technique is due to the good accuracy that it offers where post design 
tuning is not necessary. Particularly for low pass filter with a large time constant due 
to large resistor values, a small capacitor can be use to implement the large resistor 
using the resistor approximation technique.  
 
4.2 Design of a 6th Order Butterworth LPF using SC method 
The Butterworth filter is chosen to approximate the ideal low pass filter to provide 
maximum passband flatness which is required in attaining a uniform gain and 
minimum distortion in the passband. For a 6th order Butterworth filter with a 
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As the input signals received in the signal acquisition system are normally 
small, a gain of 3.375 or approximately 10.58dB is included in the filter design. In 
order to implement a low pass filter with a corner frequency at 125Hz the transfer 
function is denormalized by substituting 
125*21 π
ss =  into Eq. 4.1.With the 
substitutions, the transfer function of the 6th order Butterworth filter is given as  
 
( )( )( )11066.01062.111080.11062.111046.21062.1 375.3)( 326326326 ++++++= −−−−−− sxsxsxsxsxsxsH  (Eq 4.2) 
 
In order to implement the sixth order low pass filter, the cascade design 
method is used as it is relatively easy to implement and easy to check for possible 
errors. However the price paid for this advantage is the sensitivity as the filter 
implemented will be less sensitive compare to other types of implementation such as 
the active ladder design method [12]. For the cascade method, the sixth order filter is 
broken down into three stages of second order filters which will be joined together 
using a simple tandem interconnection. The general form of a second order transfer 
function is given in the following equation where k is the DC gain, ω0 is the resonant 



















   (Eq. 4.3) 
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xsH ++=    (Eq. 4.6) 
Comparing these equations with the general second order transfer function, the pole 
quality factors for each stage are 0.5177, 0.7076 and 1.9298 respectively.  
As switched capacitor method is digital in nature, s-to-z transform is 
performed to change it from the continuous time domain to the sampled domain. The 
relationship of the continuous time domain and the sampled domain is showed in 
Figure 4.2. However numerous method are available to map HA(s) to H(z) such as 
the Backward/Forward Euler method, Lossless Discrete method or Bilinear method 
but each of these methods differs in their magnitude and phase error when trying to 
approximate y1(nT) with y2(nT) . In this project the bilinear transformation is chosen 
because it preserves the phase characteristic of analog filter expect for a distortion of 
frequency axis.  
 
Figure 4.2: Relationship between the continuous time domain and the sampled 
domain 
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Therefore by applying the transformation, H(z) for a second order system is 























































































For a sampling frequency of 10 kHz and with k = 1.5, the three second order transfer 






























zxzH    (Eq. 4.10) 
 
In order to realize the H(z) shown in Eq. 4.8 – Eq. 4.10 the Fleischer Laker 
Active-SC Biquad is used. The general schematic for the biquad is shown in Figure 
4.3. From [12], the general transfer function for the Fleischer Laker Active-SC 
Biquad is given as 
[ ] [ ]

















Figure 4.3: The schematic for a general parasitic insensitive active-SC biquad 
Using only capacitor E for pole damping (F=0) and by setting capacitor A, B, 
D and H to unity, the transfer function can be simplified. The value of each capacitor 
can be obtained by comparison with the second order transfer function that was 
derived earlier. The value of the capacitors used for the implementation of a 125Hz 
sixth order low pass filter is shown in the Table 4.1. 
 Stage 1 Stage 2 Stage 3 
A 1pF 1pF 1pF 
B 1pF 1pF 1pF 
C 0.006pF 0.006pF 0.006pF 
D 1pF 1pF 1pF 
E 0.141pF 0.105pF 0.040pF 
F 0pF 0pF 0pF 
G 0.006pF 0.006pF 0.006pF 
H 0pF 0pF 0pF 
I 0.001pF 0.001pF 0.001pF 
J 0.001pF 0.001pF 0.001pF 
Table 4.1: Capacitor values for all 3 stages of biquad 
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4.3 Design of the Two Stage Operational Amplifier 
The main objective in the design of an operational amplifier is to be able to 
achieve a high gain and sufficient unity gain bandwidth and slew rate so as to meet 
the assumptions used when deriving the transfer of the filter. Besides that as the total 
power consumption of a final filter is equally crucial especially for the 
implementation of portable medical devices, a common two stage operational 
amplifier was implemented as it consumes lesser power as compare to folded 
cascode design while providing high gain and sufficient bandwidth and slew rate. 
Figure 4.4 shows the schematic diagram of a two stage operational amplifier. 
 
Figure 4.4: Schematic diagram of a two stage operational amplifier 
The first stage of the amplifier is design using a differential pair which is indicated in 
the center box of the above diagram. For a differential pair amplifier, the gain is the 
product of the transconductance of M1 and the output impendence which can be 
expressed as shown in Eq. 4.12. 
[ ]421 || dsdsmdiff rrgA =     (Eq. 4.12) 
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The second stage of the amplifier circuit consists of a common source amplifier. The 
gain of this stage is the product of the transconductance of M7 and the output 
impendence seen at the output which can be expressed as shown in Eq. 4.13. 
( )767 || dsdsmcs rrgA −=     (Eq. 4.13) 
The current through both amplifiers is controlled by the current mirror. By adjusting 
the aspect ratio of transistor M5 and M6, different current is provided to both the 
amplification circuit.  
 To ensure the stability of the operational amplifier when used in a negative 
feedback configuration, a Miller capacitor is added between the output of the second 
stage and the output of the first stage as shown in Figure 4.4. Using Miller’s 
theorem, a capacitive load of magnitude )(sAC csc  is seen at the output of differential 
stage. At low frequency, the capacitive load dominates and therefore the overall gain 













)()( =≈=   (Eq. 4.14) 
From this equation, the unity gain bandwidth, ω0 is determined by setting 
1)( 0 =ωjA  to obtain the following expression. 





0 =ϖ     (Eq. 4.15) 
Another important parameter that needs to be considered is the slew rate of 
the amplifier. The slew rate is the maximum rate of change of the output voltage due 
to change in the input voltage. For a fast switching switched capacitor circuit, a high 
slew rate is required so that the op-amp can response to the change in the input.  
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For a two stage operational amplifier, the maximum rate of change of the 
output voltage is ultimately limited by how fast the tail current of device M5 can 
charge and discharge the compensation capacitor. This is because when a large 
differential signal is applied; either M1 or M2 is turned off.  If M1 is switched off, 
the current from M2 will flow through Cc. Likewise, when M2 is switched off, the 
current from M1 will flow through the current mirror and come out to Cc. In both 
cases, the maximum current going through Cc is simply the tail current of device M5. 











SR 5=≈=    (Eq. 4.16) 
Substituting Eq. 4.15 into Eq. 4.16 







SR ≈  (w0 = unity gain bandwidth) (Eq. 4.17) 
In order to achieve a high slew rate, we can increase Id5 or decrease the value 
of the compensating capacitor. However if ID5 is increased too much, the gain of the 
differential amplifier may decrease below a satisfactory amount. Besides that 
increasing the current also increases the power consumption of the amplifier. 
Similarly, if Cc is made too small then the phase margin may decrease below an 
acceptable amount and affects the stability of the operational amplifier. Therefore, 
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4.4 Design of the MOS Switches 
MOS transistors used in the implementation of switches are not ideal 
switches. They have finite ON-resistance that needs to be accounted for. Typically, 
this resistance will introduce an additional effect on the settling time of the integrator 
and it would be insufficient to consider just the slew rate of the operational amplifier.  
For NMOS transistors operating in the triode region, the ON-resistance can be 
determined using the following equation. 







11   (Eq.4.18) 
From the above equation, it is seen that the on-resistance of NMOS transistor 
is a function of the input voltage. An increase in the input voltage and therefore an 
increase in on-resistance will result in a large RC time constant that will affect the 
transient response of switched capacitor circuit. With the limitation of the maximum 
settling time derive from the switching frequency; there will therefore be a limitation 
on the possible input voltage swing if the time constant is too large. The identical 
phenomenon can be observed when using a PMOS switch instead. This phenomenon 
is solved by using a complimentary switch. As both NMOS and PMOS are 
complementary in nature, one of them will provide a lower resistance path at one of 
the extreme input voltage. Therefore an improvement in the settling time is observed 
by the lowering of the ON-resistance of the switch. 
  Besides the problem of ON-resistance, an improper design of the MOS 
switch can also cause clock feedthrough. The occurrence of clock feedthrough is 
mainly due to the charge injection by the switches. Charge injection is a 
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phenomenon the charges stored in the channels of the MOSFET switches or in the 
coupling capacitors, Cgs and Cgd, are discharged into the circuit when the switch 
makes a transition from the triode region to the cutoff region. As the switches in the 
switched capacitor implementation are turned ON and OFF periodically, the charge 
injection occurs periodically too. To explain this phenomenon, we model a NMOS 












Figure 3.5: A resistor capacitor equivalent model of a MOSFET switch 
When the switch is ON (Vg>Vin +Vt), charge will be injected into the input 
and output terminal of the gate as the gate voltage is falling. During this period, any 
charge reduction at both terminals is absorbed by the input voltage. However when 
the switch is OFF (Vg<Vin +Vt), the charge reduction at the output terminal has no 
other path but to charge it into the load capacitor, CL. 
During the interval when 0<Vg<Vin + Vt, the capacitive coupling voltage 
depends on the initial and final voltage across the capacitor. When Vg changes, the 
voltage across the coupling capacitors changes too. However, since the total charge 
in the system remains the same, some of these charges are injected into the load 
capacitor. Assuming half of the charges from the channel are injected into the load, 
the difference in the output voltage is given by the following equation.  






















2    (Eq. 4.19) 
As, the working principle of a switched capacitor filter is base solely on the 
transfer of charges, the difference in the stored charge due to charge injection will 
result in distortion as well as an error in the measured output voltage.  
To minimize the effect of charge injection, two additional methods are 
adopted in the implementation of the switched capacitor low pass filter. The first 
method used is by using complementary switches to form a transmission gate.  
 
Figure 4.6: (a) Transition of gate voltage in a transmission gate. (b) Charge 
compensation when t >tn 
During the period when the transmission gate is switched off, the presence of the 
complementary switch will create complementary coupling capacitors. As shown in 
Figure 4.6(b), charge injection from the n-MOSFET will be used to charge the 
coupling capacitors in the p-MOSFET instead of the load capacitor, CL. This method 
however will not eliminate the effects of charge injection completely as both the 
switches do not turn off at the same time.  This is shown in Figure 4.6(a), where the 
p-MOSFET is turned on first before the n-MOSFET. 
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4.5 Design of the Two Phase Non-Overlapping Clock 
The two phase non-overlapping clock is implemented using a simple flip flop 
circuit as shown in Figure 4.7. A flip flop circuit basically ensures that when the 
input signal changes, one of the outputs will have to wait for the other output to 
toggle before it can toggle itself. Depending on the type of gate used to implement 
the flip flop circuit, either the upward toggle or the downward toggle will always 
take place first. For the purpose of a switch capacitor circuit, the downward toggle 
needs to take place first. This is to prevent two switches of different phase to be 
switched ON at the same time. Therefore, a flip-flop circuit using NOR gates is 
chosen. The additional inverters added in the flip-flop circuit serve to increase the 
delay in the output reaction time. It also serves to provide complimentary clock 






Figure 4.7: Circuit Implementation of a two phase non-overlapping clock 
Besides that, capacitors are added to the output of the non-overlapping clock. 
The reason for adding these capacitors is to decrease the rise and fall time of these 
clock signals. These serve to ease the fast switching process on the MOS switches 
without which large voltage spikes will be observed [13]. 
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4.6 Design of the Fleischer Laker Active SC Biquad 
In the design of the Fleischer Laker Active SC Biquad, the main concern is 
the capacitor values assignment. For a bilinear transformation from the s-domain to 
the z-domain, the transfer function of the 2nd order Butterworth filter is given by the 
following equation where α and β are variables linking the s-domain coefficients 
with the z-domain coefficients. 
( )













   (Eq. 4.20) 






























By comparing this equation with the transfer function of the Fleischer Laker biquad, 
the relationship between the capacitor values and the z-domain coefficients is given 
by the Eq. 4.8 – Eq. 4.10.  
α=
BD












I ===     (Eq. 4.23) 
From these equations, it can be seen that there are 8 capacitor values to be 
determined with only 5 equations which gives us 3 degrees of freedom in capacitor 
values assignment. However in order to maximize the dynamic range of the biquad, 
the peak output voltage at each operational amplifier should be adjusted to have the 
same amplitude. This is to prevent overloading of any one of the operational 
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amplifier which will produce dynamic range-limiting harmonic distortion. For the 
case where ω0T«1, the transfer function for the first operational amplifier is can be 
represented as follow  
( )













zT ββα   (Eq. 4.24) 
It is observed that the above equation is the transfer function of a band pass 
filter of type BP00 [12] with a maximum output of βA
I4
. By equating the maximum 
output of the first amplifier with the maximum output of the second amplifier, Hmax, 




I β=      (Eq. 4.25) 




⎛ += 2max 8
11  for high-Q biquad 
    kH =max    for low-Q biquad 
By rearranging these 4 constrains, an optimized assignment is achieved by the 
assigning the smallest capacitors with the unit capacitor value. A reduction of 63.9% 
of total capacitor values is obtained for this project as seen in Table 4.2-Table 4.4. 







Figure 4.8: Implementation of a (a)normal and a(b)T-network integrator 
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 In order to minimize the capacitance spread, the T-network [13] scheme, 
shown in Figure 4.8 is adopted in the implementation of the second order biquad. 
















   (Eq 4.26) 
By setting C4=C3 and C5=C6=C2 before equating the T-network transfer 
function with the transfer function of the normal integrator, the final capacitance 
spread attained is approximately a square root of the initial spread as shown in Eq. 
4.27.  For this project, the spread is reduced from 432 to approximately 25 as seen in 






























A 432.3037 17.5754 4.8815
B 432.3037 432.3037 19.8159
C 2.6667 1.0000 1.0000
D 432.3037 6.5908 6.5908
E 65.5923 24.5971 24.5971
G 4.0000 1.5000 1.5000
I 1.0000 1.0000 1.0000
Total Capacitance 1370.1701 484.567 104.8986
Capacitance Spread 432.3037 432.3037 24.5971
Table 4.2: Capacitor Values Assignment using conventional method, the capacitor 
optimization method and the t-network method (Stage 1) 












A 432.3037 24.0084  5.8983
B 432.3037 432.3037 19.8159
C 2.6667 1.0000 1.0000
D 432.3037 9.0032  9.0032
E 48.0169 18.0063  18.0063
G 4.0000 1.5000 1.5000
I 1.0000 1.0000 1.0000
Total Capacitance 1352.5947 486.8216 102.7538
Capacitance Spread 432.3037 432.3037 19.8159
Table 4.3: Capacitor Values Assignment using conventional method, the capacitor 










A 432.3037 32.8527  7.1724
B 432.3037 432.3037 19.8159
C 2.6667 1.0000 1.0000
D 432.3037 12.3198  12.3198
E 17.5754  6.5908  6.5908
G 4.0000 1.5000 1.5000
I 1.0000 1.0000 1.0000
Total Capacitance 1322.1532 487.567 97.2031
Capacitance Spread 432.3037 432.3037 19.8159
Table 4.4: Capacitor Values Assignment using conventional method, the capacitor 
optimization method and the t-network method (Stage 3) 




In this chapter, the circuit implementation of a 6th order low pass filter, the second 
building block of the bioelectric acquisition system, is presented. The Butterworth 
architecture was chosen for the filter implementation to provide maximum passband 
flatness which is realized using the Fleischer Laker Active SC Biquad. During the 
implementation, special consideration was taken to minimize the total area of the 
filter implementation with the introduction of the capacitor optimization method as 
well as the T-network structure. In addition, careful attention was paid during the 
implementation of the MOS switches as well as the non-overlapping clock 
generation in order to reduce the total charge injection as well as voltage spike at the 
filter output.  
With the filter, any high frequency noise is filtered from the raw ECG signals 
attained through the instrumentation amplifier. Besides that, the low pass filter also 
serves as an anti-aliasing filter before the signals are passed through the analog-to-
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CHAPTER 5 




In many mixed-signal systems, analog-to-digital converters, ADC’s are required for 
interfacing the analog signals to digital circuits. For medical application purposes, 
this usually involves converting biological signals into digital signals for data storage, 
low cost digital signal processing (DSP) and digital communication purposes.  
 In this project, a 12-bit successive approximation analog-to-digital converter 
(SAR ADC) was implemented. This architecture was chosen as it is capable of 
providing a medium-to-high resolution at a low sampling rate which is very suitable 
for medical application purpose. Besides that, the implementation of the successive 
approximation ADC also incurred minimal amount of analog hardware which helps 
reduce the total power consumption significantly.  This combination makes them 
ideal for portable/battery powered medical instruments used for the acquisition of 
low frequency bioelectric signals. 
As the name implies, the SAR ADC basically implements a binary search 
algorithm. Therefore, while the internal circuitry may be running at several 
megahertz (MHz), the ADC sample rate is a fraction of that number due to the 
successive-approximation algorithm. The detail working principle of the SAR ADC 
is explained in the next part. 
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5.2 Working Principle of a Successive Approximation ADC   
There are many variations in the implementation of the successive approximation 
ADC [14], [15] but the basic architecture is quite similar. The architecture adopted in 
this project is as shown in Figure 5.1 where it minimizes the number of analog 
devices to just the comparator. This factor together with the usage of a regenerative 
comparator minimized the total power consumption of the ADC, thus making it very 
attractive for the implementation of portable medical devices that works on batteries. 
Besides that, this architecture which uses a capacitive DAC eliminates the need of a 
sample-and-hold circuit and this helps to reduce the total chip area usage.  
 
Figure 5.1: Successive approximation architecture base on charge redistribution 
For a 12 bit ADC, a capacitive DAC consists of an array of 11 capacitors 
(reason for 11 instead of 12 is revealed later) with binary weighted values (Cn = 2Cn-
1) plus one "dummy LSB" capacitor (Cdummy = C0) as shown in Figure 4.1. During 
the acquisition phase, S1 is switched on and the array's common terminal (the 
terminal at which all the capacitors share a connection) is connected to analog 
ground. All the free terminals of the capacitors (including the dummy capacitor) are 
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connected to the input signal, VIN. After acquisition, S1 is switched off to disconnect 
the common terminal from analog ground and the free terminals are disconnected 
from VIN, effectively trapping a charge proportional to the input voltage on the 
capacitor array. The free terminals of all the capacitors are then connected to ground 
and since the total charge, Q is conserved, the common terminal voltage, Vcommon 
will be driven to AGND-(VIN-AGND) as can be deduced from Figure 5.2. Depending 
on whether the input voltage is above or below analog ground, the common terminal 
voltage will be driven below or above analog ground respectively.   
 
Figure 5.2: Sample-and-hold function of the capacitor array 
For the case where VIN > AGND (selector will be driven high), the free 
terminal of the MSB capacitor is disconnected from ground and connected to VREF in 
the first step of the binary search algorithm. This drives the common terminal in the 
positive direction by an amount equal to ½(VREF - AGND) and the resultant voltage 
AGND-(VIN-AGND) + ½(VREF - AGND) is compared with analog ground. A logic '1' 
yield by the comparator implies that the MSB is greater than 1/2VREF + AGND and 
therefore the MSB capacitor should remain connected to VREF during the whole 
duration of the computation. Conversely, a logic '0' yield by the comparator implies 
that the MSB is lower than 1/2VREF + AGND and therefore the MSB capacitor should 
remain connected to AGND during the whole duration of the computation. Following 
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this, the next-largest capacitor is disconnected from ground and connected to VREF, 
and the comparator determines the next bit. This continues until all bits have been 
determined. 
For the case where VIN < AGND (selector will be driven low), the binary 
search algorithm will be the same expect that the free terminal will be connected to 
VREF 1 during the computation of each individual bit. By assigning VREF 1 = AGND-
(VREF-AGND), the common terminal will be driven by an equal amount as compared 
to the previous case but in the negative direction instead. And to ensure that no 
change is needed for the implementation of the SAR logic, the comparator output is 
inverted to ensure that logic ‘1’ seen by the SAR block continues to be associated 
with ‘keeping the capacitor connected to VREF 1’.  Figure 5.3 illustrates an example 
of the change in the common terminal voltage during the computation process for a 
2bit ADC. Both cases, VIN > AGND and VIN < AGND, are illustrated.  
 
Figure 5.3: Change in the common terminal voltage for a 2 bit computation 
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From the Figure 5.3, it is seen that for both case, the input voltage is first 
sampled and then inverted about the AGND level during the trapping period. This is 
followed by the bit computation, starting from the MSB down to the LSB. Each bit 
computation is subdivided into two parts. The first part will be to drive the common 
terminal node by an appropriate binary weighted amount and the second part will be 
to determine whether to keep or to reject this change. If |VIN-AGND| is equal for both 
cases, like the example illustrated in Figure 5.3, the comparator output received by 
the SAR block will be the same. In this case, the comparator output received is ‘1’ 
for the MSB and ‘0’ for the LSB.  
The final digital output is derived base on the 2’s complement concept as 
shown in Figure 5.4. For the first case where VIN > AGND, the digital output is just 
the same as the comparator output received and a ‘1’ is attach as its MSB (therefore, 
the MSB in the computation stage is actually the second MSB). However, for the 
case where VIN < AGND, the digital outputs are complemented before a ‘0’ is attached 
as its MSB. Therefore, for a N-bit capacitive DAC, a (N+1) bit ADC is obtained. 
Hence this method indirectly helps save precious chip area for the same unit C1. 
 
Figure 5.4: Digital output derivation for a 4 bit ADC 
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5.3 Design of the successive-approximation-register (SAR) 
The successive-approximation-register (SAR) that was implemented consists of a 
SAR counter block and a SAR logic block. The SAR counter block serves to divide 
the time allocated for the conversion evenly for the computation of each bit whereas 
the SAR logic block serves to determine the digital output and to control the switches 
in the capacitor array as shown in Figure 5.1. 
 
5.3.1 SAR counter 
For the SAR counter, it was implemented using a synchronous 5-bit counter followed 
by a 5-to-24 bit decoder. A synchronous counter was chosen because of its smaller 
total delay compared to a ripple counter.  It is implemented basically using JK flip-
flops as shown in Figure 5.5. By connecting the J and K inputs together, the output, Q 
will toggle at every clock rising edge whenever the inputs are logic 1. Therefore, 
when the reset pin is initially set to 0, all 5 bits will be set to 0. Subsequently, when 
the reset pin is set to 1, the outputs of each JK flip-flops will toggle whenever their 
inputs is set to 1. The AND gates help to ensure that this only occurs whenever all the 
bits lower then the bit concerned are set to 1. The final result will be a rising clock 
that starts counting when the reset is set to 1.  
 
Figure 5.5:  Synchronous 5-bit counter 
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One important point to note in the implementation is to ensure that the change 
in the reset pin occurs well before the rising edge of the clock signal to avoid any 
ambiguity in the status of the input pins. This will be taken into consideration in the 
implementation of the overall control block.  
Figure 5.6 shows the 5-to24 bit decoder. It was implemented based on the 
Minimum Sum of Product (MSOP) expression using AND and NOT gates. With this 
architecture, the outputs F0-F23 are set to 1 sequentially at each clock cycles and 
each bit will have exactly 2 clock cycles to be computed.  
 
Figure 5.6: 5-24 bit decoder 
 
5.3.2 SAR Logic 
As mentioned previously, the SAR logic block serves to determine the digital output 
and to control the transmission gates in the capacitor array. It is implemented using 
twelve similar logic blocks, where each block is used to determine a single output bit. 
The schematic diagram of a single logic block is shown in Figure 5.7. This logic 
block is basically divided into two portions. The first portion which includes the logic 
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gates and the D flip-flop serves to control the switches in the capacitor array and the 
second portion consisting of the selector and the D latch serves to select and store the 
correct output depending on whether the output is above or below midpoint of the 
ADC’s range.  
 
Figure 5.7: SAR Logic for the second MSB 
 With two clock cycles dedicated to the computation of each bit, the OR2 gate 
serves to ensure the input to the D flip flop will be ‘1’ only during the specific two 
clock cycle dedicated to each bit. As the second clock cycles is the ‘decision’ cycle as 
mentioned in part 5.2, AND2 gate is added to give an extra condition for the input to 
the D flip flop to be driven high during the second clock cycle. Likewise, OR1 and 
AND3 serve to ensure the strobing action of the D flip-flop occurs only during the 
two dedicated clock cycles. IN1 is added to give an additional half cycle delay in 
order to wait for F0, F1 and comparator inputs to settle first before any strobing 
action is performed. The ‘strobe’ signal, which is actually a delayed version of the 
‘clk’ signal, and AND1 serves to avoid voltage spikes at the clock input as the result 
of the inevitable delay of F0 and F1 as compared to the ‘clk’ signal. This voltage 
spike as explained in [14] may cause unwanted error in the operation of the SAR 
logic.  
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5.4 Design of the Comparator 
The comparator is designed as a simple regenerative circuit. It is made out of a 
symmetrical OTA as the input stage followed by inverters as shown in Figure 5.8 
[14], [16]. This structure is chosen ahead of a two stage op-amp for its superior speed 
which is vital for the implementation of the 12 bit ADC where the voltage resolution 
as small as 0.36µV is required. Besides that, as this circuit is partially digital, its low 
power consumption is ideal for the implementation of battery powered medical 
instruments. 
 
Figure 5.8: Schematic diagram of a regenerative comparator 
 When the ‘comp_clk’ is high, transistor M5 and M6 are switched on to 
effectively short point A and point B to ground and switches off M3 and M4. At this 
state, the comparator is in the reset/idle state and Vout is pegged to Vdd regardless of 
the input voltages. When ‘comp_clk’ is low, M5 and M6 are switched off to initiate 
the comparison process. Depending on the VGS1 and VGS2, voltage at point A and 
point B will rise at different rate. The side with a lower VGS will conduct more current 
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and cause a faster voltage rise in the drain voltage. As the result, the drain voltage on 
this path will rise faster and will switch the NMOS transistor on the other path (M3 or 
M4) on and the pull the drain voltage at the other path back to ground. The point 
where the drain voltage switches on the opposite NMOS transistor is known as the 
meta-stable point. 
 
Figure 5.9: Voltage waveform of VA, VB and Vout for different input condition 
 Figure 5.9 illustrates the output waveform of VA, VB and Vout when In+ < In- 
(left) and In+ > In- (right). For the first case, a lower In+ will result in a higher VGS1. 
Therefore, VB will rise faster then VA, reach the meta-stable point first and pull VA to 
ground. As VB crossed over the inverter conversion level, Vout will then be pulled 
low. For the second case when In+ > In-, VA will rise faster then VB and reach the 
meta-stable point first. As the result, VB is pulled back to ground before it reaches the 
inverter conversion level. Hence Vout remains at Vdd.  
 To avoid voltage spike on the Vout waveform, the meta-stable point is chosen 
to be lower than the inverter conversion level. This is obtained by adjusting the aspect 
ratio of the M3 and M4. For fast conversion, large M3 and M4 are required so that VA 
and VB will reach steady state in a shorter time. This can also be achieved by using a 
larger Ibias but this is at the expense of an increase in power consumption. 
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5.5 Design of the Clocks and Control Signals Generator 
The clocks and control signals generator generally serve to generate all the clock 
signals require for the SAR block and the comparator as well as the control signal 
‘sel_clk’. This ‘sel_clk’ signal is used to determine the status of the ‘selector’ signal 
that is present in the SAR logic block, the comparator output and the VREF signal 
multiplexer as shown in Figure 5.1. At first look, these signals can be generated 
directly using logic gates to realize the required logic sequence. However, due to the 
presence of unavoidable delays, voltage spikes or glitches may occur which will 
potentially cause error especially in a synchronous system.   
 
Figure 5.10: Clock signals generator 
Figure 5.10 shows the block diagram of the main clock signal generator. It 
consists of five T flip-flop which serves as a frequency divider. This divides the 
sampling interval of the ADC to 32 (=25) clock cycles where 4 clock cycles are 
reserved for sampling,  24 clock cycles reserved for the digital output computation, 2 
clock cycles reserved for latching/storing and 2 clock cycles as buffer between 
samples. In this project, a 500 samples/s ADC was implemented using a 32 kHz clock 
pulse. The sampling period and the computation period are divided by the ‘convert’ 
signal which is obtained using an NOR function of ‘out5’ and a delayed version of 
‘out5’ as shown in Figure 5.10. The delay function was implemented using a D flip-
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flop with 5out  as input and out3 as clock.  Figure 5.11 shows the clock signals 
waveform over one sampling period.  
 
Figure 5.11: Clock signals waveform 
 Using the clock signal as well as the ‘convert’ signal, three other important 
control signals are derived. The first control signal is ‘SAR_reset’ signal. The rising 
edge of this signal will signifies the start of the successive approximation 
computation. As explained in 5.2, the MSB is determined by comparing the input 
signal with the AGND and is not done by SAR. Hence the test and decision cycle of the 
SAR should start 2 clock cycles after the ‘convert’ signal. Like in the generation of 
the ‘convert’ signal, the delay is produced using D flip-flops. By using four D flip-
flops in a configuration shown in Figure 5.12, four delay signals are obtained, each 
half a clock cycle apart (see Figure 5.14). As the SAR logic block incurred another 
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half clock delay, the final ‘SAR_reset’ signal is obtained using ‘delay2’ which is one 
and half clock cycle after the ‘convert’ signal. 
 
Figure 5.12: Delays generator 
 The second control signal is the ‘sel_clock’ signal. This signal serves to strobe 
in and stores the status of the comparator right after the sampling stage using a D 
latch to determine the MSB and to set the ‘selector’ status used in Figure 5.1 and 
Figure 5.7. This is because the comparator output right after sampling reveals if VIN 
is larger or smaller than AGND. The first clock cycle right after the ‘convert’ signal is 
used for this purpose and hence the ‘sel_clock’ is low only during this period (see 
Figure 5.14) which is obtained using the NAND function on adelay1  and convert  as 
shown in Figure 5.13.  The last control signal is the ‘comp_clk’ signal used in the 
regenerative comparator. To avoid the ‘kickback’ effect from the comparator to 
influence any decision making, the comparator action, hence the falling edge of 
‘comp_clk’ is set half a clock cycle before the any decision edge.  For the case 
illustrated in Figure 5.14, the decision edges are at 312.5µs (selector decision) and 
437.5µs (SAR logic decision). To obtain the ‘comp_clk’ waveform as shown in 
Figure 5.14, ‘delay1’, ‘delay1a’, ‘delay2’, ‘convert’ and ‘clk’ signals are used 
through the logic gates configuration as shown in Figure 5.13. The logic block was 
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designed using Karnaugh Mapping technique and the inverted signals are readily 
obtained from the Qn output of the D flip-flops from the delays generator.  
 
Figure 5.13: Logic control block 
Figure 5.14 gives the overview of the control signal waveforms obtained from the 
logic blocks explained above. The overview only focuses on the period from 250µs to 
500µs. From 0 to 250µs, ‘ convert ’, ‘delay1’, ‘delay1a’, ‘delay2’, ‘delay2a’ remains 
at logic ‘0’ while ‘sel_clock’ and ‘comp_clk’ remains at logic ‘1’. Beyond 250µs to 
2ms ‘ convert ’, ‘delay1’, ‘delay1a’, ‘delay2’, ‘delay2a’ and ‘sel_clock’ remains at 
logic ‘1’ while ‘comp_clk’ continue to oscillate at a frequency of  32kHz. 
 
Figure 5.14: Control signals waveform  
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5.6 Design of the Capacitor Array 
The capacitor array was implemented using double-poly capacitors. The capacitors 
are binary weighted where (cap n) = (2n)*(unit capacitor). The smallest capacitor 
which is the unit capacitor has the value of 35.15fF and the largest capacitor has the 
value of 36pF. The top plates of the capacitors are connected together to reduce the 
parasitic capacitance on the common terminal while the bottom plate of the capacitor 
is connected to a capacitor array switch as shown in Figure 5.15.  
 
Figure 5.15: Capacitor array switch 
 During the sampling phase, ‘convert’ signal is driven to logic ‘1’. The 
transmission gate on the left is switched on while the transmission gates in the middle 
and on the right are switched off. As the result, the bottom plate of all the capacitors 
is connected to VIN. Beyond the sampling phase, ‘convert’ signal is driven to logic 
‘0’, thus switching the transmission gate on the left is off. As the SAR logic will only 
start after 2 clock cycle, ‘CapArr0’- ‘CapArr10’ are driven also to logic ‘0’ and so the 
transmission gate in the middle is switched on to connect the bottom plate of all 
capacitors to AGND. This effectively traps the charge that is proportional to the input 
voltage. When ‘CapArr0’- ‘CapArr10’ is switch to logic ‘1’, the bottom plate of 
‘cap0-cap10’ will disconnect from AGND and be connected to VREF as required. 
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5.7 Conclusion 
In this chapter, the implementation of a 12 bit successive approximation analog-to-
digital converter is presented. This converter served as the final stage of the 
bioelectric acquisition system where the analog ECG signal is digitized before it is 
processed using a microprocessor or stored in memory devices. In the implementation 
of converter, the successive approximation architecture was chosen mainly because it 
incurred minimal amount of analog hardware which helps reduce the total power 
consumption significantly. The total area consumption of the ADC was also 
optimized, by making use of the available analog ground signal to reduce the total 
area consumption of the capacitive DAC by half.   
 In the following chapter, the schematic implementation, layout and post layout 
simulation results of all three building blocks will be presented to evaluate the 
performance of the whole bioelectric acquisition system. 
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CHAPTER 6 





The final design was constructed using the cadence software for simulation. The 
bottom-up design approach is used whereby the most basic components are 
constructed first and then used for higher level components that use these basic parts. 
For each component, after the schematic diagram is drawn, a test circuit is 
constructed and simulation is done using the Analog Artist in Cadence to see if the 
component performs correctly according to specifications. Upon schematic circuit 
verification through simulations, the mask layout is drawn using the Virtuoso Layout 
Tool before the post layout simulation is conducted. As simulations which take into 
consideration all the parasitic gives a more accurate picture of the circuit 
performance, only the post layout simulations results are included in this report.  
 
6.2 Implementation and Simulation of the Instrumentation Amplifier 
The final instrumentation amplifier is made out of four building blocks namely the 
chopper amplifier, the op-amp, the chopper switches and the common mode feedback 
circuit. The circuits are implemented using a 3V power supply for an input signal 
ranging from 10µV to 10mV. In the simulations, the main attributes that we are 
focusing on are the periodic AC response to determine the AC gain of the 
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instrumentation amplifier, the periodic noise analysis to determine the noise 
performance and the transient response to monitor the modulation and demodulation 
process. 
 
6.2.1 Chopper Amplifier  
Figure 6.1 shows the schematic diagram of the chopper amplifier implemented on 
cadence. The chopper circuit is implemented using transmission gate with a width to 
length ratio of 2u:1u and the schematic diagram and mask layout are available in 
Appendix 1.1. Likewise, the schematic diagram and mask layout of the CMFB circuit 
are available in Appendix 1.2. ‘Vcm’, which is the common mode voltage reference, 
is connected to 1.5V. An active load is used to implement the bias current as it is 
much more predictable as compared to a passive load. In addition, an active load also 
uses much lesser die area. The final mask layout of the chopper amplifier is shown in 
Figure 6.2. 
 
Figure 6.1: Schematic diagram of the chopper amplifier 
Chapter 6: Schematic Implementation &Simulation Results 
 75
 
Figure 6.2: Mask layout of the chopper amplifier (area: 0.013mm2) 
Figure 6.3 shows the magnitude and phase response of the chopper amplifier. 
As the amplifier will be used in a feedback circuit, a single input magnitude and 
phase response is obtained. From the post layout simulation result, the DC gain 
obtained is 90.36dB. The 3dB bandwidth is 507.8Hz and the unity gain bandwidth is 
approximately 14.65MHz. From the phase response plot, it is observed that the output 
reaches the phase shift of approximately 150° when the gain drops to unity. This 
gives a phase margin of 30°. This result confirms the stability of the chopper 
amplifier for usage in configurations with negative feedback.  
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Figure 6.3: Magnitude and phase response of the chopper amplifier 
Figure 6.4 shows the input referred noise spectrum of the amplifier with 
and without chopper. For the simulation with the chopper, a 2 kHz chopping 
frequency is used and the simulation was conducted with a simple RC low pass 
filter at the end of the amplifier which serves to remove the high frequency chopper 
noise. For the simulation without the chopper, the IN+ and IN- of the choppers are 
permanently shorted to OUT+ and OUT- respectively. The frequency range of 
interest is from 0.1Hz to 125Hz as this is the range of the expected input signal. 
Base on the noise models available for individual transistors, resistors and 
capacitors the output noise is tabulated for both conditions as shown in Figure 
6.4(right). As the transfer function of the circuit is known, the input referred noise 
is then obtained by multiplying the inverse of the transfer function on the total 
output noise. From the simulation result, it is observed that when the chopper is 
switched off, an input noise as high as 3.5µV/sqrt(Hz) is recorded at 0.1Hz due to 
the large 1/f noise. The total integrated input referred noise from 0.1Hz to 125Hz is 
25.5376µV. However, with the chopper switched on, the 1/f noise is reduced 
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significantly. Input noise at 0.1Hz dropped to 0.04µV/sqrt(Hz) and the total 
integrated input referred noise from 0.1Hz to 125Hz is 3.52527µV. Similar 
improvement is observed in the output noise waveform simulated.  
 
Figure 6.4: Input referred (left) noise and total output noise (right) of the amplifier 
with (red) and without (black) chopper 
Table 6.1 below shows the specification overview of the implemented chopper 
amplifier obtained through post layout simulations. The total power consumption is 
568.8µW while the total die area used is 0.013mm2. 
Parameters Value 
Supply voltage 3V 
Supply current 189.4µA 
Power Consumption 568.3µW 
Voltage Gain 90.36dB 
3dB Bandwidth 507.8Hz 
Phase Margin 30° 
Die area 0.013mm2 
Total input referred noise (0.1Hz to 125Hz) 3.52527µV 
Table 6.1: Specification overview of the chopper amplifier 
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6.2.2 Nested Chopper Amplifier 
Figure 6.5 shows the final schematic diagram of the nested chopper amplifier. 
Everything was implemented on-chip except the large capacitor used for the driven 
right leg circuit and also the resistor and capacitor used to implement the DC 
suppression circuit. As these components are large, they will be connected externally 
to save valuable die area. ‘In+’, ‘In-‘ and ‘E3’ are connected to the 3 external 
electrodes for data acquisition, ‘Vcm’ is connected to analog ground and ‘AnaGnd’ 
controls the middle point of the output voltage range. ‘g400’ serves to toggle the 
variable gain between a gain of 200 to a gain of 400 while ‘HFe’ and ‘even’ control 
the high and low frequency choppers respectively.  The floor plan and the mask 
layout of the nested chopper instrumentation amplifier are shown in Figure 6.6. 
 
Figure 6.5: Schematic diagram of the nested chopper instrumentation amplifier 
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Figure 6.6: Floor plan and mask layout of the nested chopper instrumentation 
amplifier (area: 0.087mm2) 
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Figure 6.7 shows the magnitude response of the nested chopper 
instrumentation amplifier when the ‘g400’ pin is set to logic ‘1’ and ‘0’. The gain 
measured is 200.79 and 403.045 respectively. The measured 3dB bandwidth of the 
amplifier is 33.1 mHz to 37.4 kHz. This is sufficient for most medical monitoring 
system whose frequency of interest ranges from a few Hz to approximately 200Hz.  
 
Figure 6.7: Magnitude response of the nested chopper instrumentation amplifier 
Figure 6.8 shows the input referred noise spectrum of the instrumentation 
amplifier with and without chopper. A 2 kHz chopping frequency is used for the 
chopper amplifier and a 1 kHz chopping frequency is used for outer low frequency 
chopper. The simulation was conducted with a simple RC low pass filter at the end of 
the amplifier which serves to remove the high frequency chopper noise. The 
frequency range of interest is from 0.1Hz to 125Hz as this is the range of the expected 
input signal. From the simulation result, it is observed that when the chopper is 
switched off, an input noise as high as 4.76µV/sqrt(Hz) is recorded at 0.1Hz as 
expected due to the 1/f noise. The total integrated input referred noise from 0.1Hz to 
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125Hz is 33.2303µV. However, with the chopper switched on, the 1/f noise is 
reduced significantly. Input noise at 0.1Hz dropped to 0.118µV/sqrt(Hz) and the total 
integrated input referred noise from 0.1Hz to 125Hz is 6.4949µV. Similar 
improvement is observed in the output noise waveform simulated.  
 
Figure 6.8: Input referred (left) noise and total output noise (right) of the amplifier 
with (red) and without (black) chopper 
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Figure 6.9 shows the transient response and the DFT spectrum of the input signal 
when a 10µV differential sinusoid is applied at the ‘In+’ and ‘In-’ pin of the 
instrumentation amplifier. From the transient response, we can see that the two 
input signals are identical except they are exactly 180° out of phase. From the DFT 
spectrum, a peak of 3.52dB is recorded at 0 Hz and this corresponds to the 1.5V 
common mode voltage applied at both input.  A peak of -100 dB is recorded at 
80Hz which corresponds to the 80Hz signal applied at both inputs. 
 
Figure 6.9: Input signal transient response and the DFT spectrum 
Figure 6.10 (bottom) shows the transient response and the DFT spectrum of 
the signal path right after the first chopper at the input of the chopper amplifier. As 
this portion of the circuit is implemented in a fully differential structure, only one 
path is illustrated. From the DFT spectrum, it is evident that input signal is being 
modulated to n*fchoplow ± fsignal where n represent the odd harmonics for the low 
chopping frequency. In this simulation, fchoplow is 1 kHz. The magnitude at 
920Hz and 1080Hz is measured at -103.851dB and -103.996dB respectively. 
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Figure 6.10 (top) on the other hand shows the transient response and the DFT 
spectrum of the signal path at the output of the chopper amplifier right before the 
second low frequency chopper. Both the spectrum and the transient response show 
an increase in magnitude due to the close loop amplification. The magnitude at 
920Hz and 1080Hz is measured at -57.6dB and -57.79dB respectively which 
correspond to a gain of 205. In addition, some residual chopper noise after the 
demodulation process of the high frequency chopper which is expected is added 
into the DFT spectrum. This noise will be filtered out in the later stage.   
 
Figure 6.10: Transient response and DFT spectrum after the first chopper (bottom) 
and after the chopper amplifier (top) 
Figure 6.11 shows the transient response and DFT spectrum of the output voltage 
after the demodulation process of the last chopper. Before passing through the LPF, 
the magnitude of the spectrum at 80Hz is -47.98dB, up from the initial -100dB. 
This corresponds to a gain of 399 after passing through a difference amplifier. 
However, from the transient response, high frequency modulator glitches and 
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spikes are added to the signal waveform which distorts the signal significantly. 
However, these glitches and spikes are removed with a simple low pass filter.  
 
Figure 6.11: Transient response and DFT spectrum of the output voltage before 
(bottom) and after the low pass filter (top) 
Table 6.2 below shows the specification overview of the chopper amplifier 
implemented obtained through post layout simulations. The total power 
consumption is 1.379mW while the total die area used is 0.087mm2. 
Parameters Value 
Supply voltage 3V 
Supply current 459.6µA 
Power Consumption 1.379mW 
Voltage Gain ~200V/V or ~400V/V 
3dB Bandwidth 33.1 mHz to 37.4 kHz 
CMRR 140dB 
Die area 0.087mm2 
Total input referred noise (0.1Hz to 125Hz) 6.4949µV 
Table 6.2: Specification overview of the nested chopper instrumentation amplifier
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6.3 Implementation and Simulation of the Low Pass Filter 
The switched capacitor low pass filter is made out of three building blocks namely the 
op-amp, the non-overlapping clock generator and the capacitor array. The circuits are 
implemented using a 3V power supply for an input signal ranging from 1mV to 
300mV. In the simulation, the main attributes that we are focusing on are the periodic 
AC response to determine the corner frequency of the filter and the transient response 
to monitor the clock feedthrough and charge injection phenomenon.  
 
6.3.1 Two Stage Operational Amplifier 
Figure 6.12 shows the schematic diagram of the two stage operational amplifier used 
in the implementation of the Fleischer-Laker SC Biquad. Like the chopper amplifier, 
active load is used to implement the bias current. The final mask layout of the 
chopper amplifier is shown in Figure 6.13. 
 
Figure 6.12: Schematic diagram of the two stage operational amplifier 
Chapter 6: Schematic Implementation &Simulation Results 
 86
 
Figure 6.13: Mask layout the two stage operational amplifier (area: 3.46x10-3mm2) 
 
Figure 6.14 shows the magnitude and phase response of the two stage 
operational amplifier. From the post layout simulation result, the DC gain obtained is 
76.06dB. The 3dB bandwidth is 5.542 kHz and the unity gain bandwidth is 
approximately 36.32 MHz. From the phase response plot, it is observed that the 
output reaches the phase shift of approximately 132° when the gain drops to unity. 
This gives a phase margin of 48°. This result confirms the stability of the operational 
amplifier for usage in configurations with negative feedback.  
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Figure 6.14: Magnitude and phase response of the two stage operational amplifier 
 
Table 6.3 shows more specifications of the two stage operational amplifier obtained 
through post layout simulations. The total power consumption is 85.16µW while 
the total die area used is 3.46x10-3mm2. 
Parameters Value 
Supply voltage 3V 
Supply current 28.39µA 
Power Consumption 85.16µW 
Voltage Gain 76.06dB 
3dB Bandwidth 5.542 kHz 
Slew Rate 28.0368V/µs 
DC offset 0.167µV 
Die area 3.46x10-3mm2 
Table 6.3: Specification overview of the two stage operational amplifier 
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6.3.2 Sixth Order Switched Capacitor Low Pass Filter 
Figure 6.15 shows the schematic diagram of a second order Fleischer Laker SC 
Biquad used in the implementation of the sixth order LPF. The modification done to 
the Fleischer Laker SC biquad to incorporate the T-network structures is shown in the 
diagram. The switches are implemented using transmission gate with a width to 
length ratio of 0.6u:0.35u and the schematic diagram is available in Appendix 1.3. 
This is the smallest width and length available using the 0.35µm technology. 
‘AnaGnd’, which is the common mode voltage reference, is connected to 1.5V. 
Figure 6.16 shows the schematic diagram of the sixth order LFP which was 
implemented by cascading three second order LPF. The schematic diagram and the 
mask layout used to implement the non-overlapping clock are available in Appendix 
1.3. The final mask layout of the LPF is shown in Figure 6.17. 
 
Figure 6.15: Schematic diagram of the Fleischer Laker SC Biquad 
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Figure 6.16: Schematic diagram of the 6th order SC low pass filter 
 
 
Figure 6.17: Mask layout of the 6th order SC low pass filter (area: 0.23mm2) 
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Certain parameters were simulated and analyzed for the low-pass filter. 
Firstly, the most important parameter to be determined is its magnitude response. 
The magnitude response is important to ensure that the low-pass filter satisfied the 
designed low pass filter characteristics. The plot shown in Figure 6.18 represents the 
AC magnitude response of this low-pass filter with a passband gain of approximately 
10.58dB. At the cutoff frequency of 125Hz the gain is approximately 7.54dB. These 
values are very identical compared to values obtained theoretically which are 7.56dB 
and 10.56dB respectively. From the graph, an attenuation of 44.74dB was also 
recorded at the frequency of 300Hz.  
 
Figure 6.18: Magnitude response of the 6th order low pass filter 
From the result, a maximally flat passband is also observed over the passband 
frequency and the gain drops monotonically till the frequency of approximately 3 
KHz.   
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 Next the transient response is simulated in order to observe the time varying 
performance of the low pass filter. The low pass filter is subjected to sinusoidal 
signals with different magnitude at the for the expected filter input range (1mV to 
300mV). Simulation results shown in Figure 6.19- Figure6.21, shows that the charge 
injection and clock feedthrough phenomenon is kept to a very small value and do not 
distort the output signal. From the transient analysis, a delay is also recorded for all 
three cases. This period is approximately 20-40ms.  
 
Figure 6.19: Transient output for the low pass filter for a 1mV, 80Hz input signal 
 
 
Figure 6.20: Clock feedthrough on the transient output for a 1mV, 80Hz input signal 
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Figure 6.21: Transient output for the low pass filter for a 300mV, 80Hz input signal 
 
Table 6.4 shows the specifications overview of the 6th order switched capacitor LPF 
obtained through post layout simulations. The total power consumption is 527µW 
while the total die area used is 0.23mm2. 
Parameters Value 
Supply voltage 3V 
Supply current 175.7µA 
Power Consumption 527µW 
Voltage Gain 10.58dB 
3dB Bandwidth 125Hz 
Clock Feedthrough 454µV 
Die area 0.23mm2 
Table 6.4: Specification overview of the 6th order SC LPF 
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6.4 Implementation and Simulation of the Analog-to-Digital Converter 
The analog-to-digital converter is made out of two building blocks namely the analog 
block and the digital block. The analog block includes the binary weighted capacitor 
array, the capacitor array switches and the comparator while the digital block includes 
the SAR counter block, the SAR logic block and the clock signals generator.  The 
circuits are implemented using a 3V power supply for an input signal ranging from 
0.75V to 2.25V. In the simulation, the main attributes that we are focusing on are the 
correct generation of clocks and control signals, the resolution of the comparator and 
the correct analog to digital conversion.   
 
6.4.1 Regenerative Comparator 
Figure 6.22 shows the schematic diagram of the regenerative comparator used in the 
implementation of the successive approximation ADC. Like the chopper amplifier, 
and the operational amplifier, active load is used to implement the bias current.  
 
Figure 6.22: Schematic diagram of the regenerative comparator 
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Figure 6.23: Mask layout of the regenerative comparator (area: 676µm2) 
Figure 6.24 shows the transient response of the regenerative comparator. From the 
simulation result, it is observed that an offset of approximately +80µV is measured. 
This is deduced from the simulation which tries to determine the minimum voltage 
required on the negative input in order to pull the comparator low during the 
comparison period (when ‘comp_clk’ is low and In+ = 1.5V). Theoretically, any 
voltage above 1.5V should pull the output low during the comparison period. 
However, as seen from the simulation result, this only happens for a voltage of 
1.50009V and above. Nevertheless, for a 12 bit ADC with a voltage range of 1.5V, 
this offset is still acceptable to achieve the required resolution of 366µV. 
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Figure 6.24: Transient response of the regenerative comparator 
 
Table 6.5 shows the specifications overview of the regenerative comparator obtained 
through post layout simulations. The total power consumption is 10.51µW while the 
total die area used is 676µm2. 
Parameters Value 
Supply voltage 3V 
Supply current 3.502µA 
Power Consumption 10.51µW 
DC offset +80µV 
Fall time (comparison time) 29.1003ns 
Rise time (reset time) 12.8094ns 
Die Area 676µm2 
Table 6.5: Specification overview of the regenerative comparator 
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6.4.2 12-bit Successive Approximation Analog-to-Digital Converter  
Figure 6.25 shows the schematic diagram of the digital block in the successive 
approximation ADC. The ‘5bit counter’ block and the ‘decoder’ block are used to 
implement the SAR counter block which is explained in the Chapter 4. Figure 6.26 
shows the schematic diagram of the analog block in the successive approximation 
ADC. ‘gnddummy’ is actually connected to convert  while ‘AnaGnd’ and the ‘Rgnd’ 
are the AGND points during sampling and during computation respectively. For this 
project, both of these points are connected to 1.5V. Figure 6.27 shows the final 
schematic diagram of the successive approximation ADC. ‘CompIn’ and ‘CompOut’ 
pins are added for testability of the chip after fabrication. Figure 6.28 shows the final 
mask layout of the successive approximation ADC. 
 
Figure 6.25: Schematic diagram of the digital block in the ADC 
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Figure 6.26: Schematic diagram of the analog block in the ADC 
 
Figure 6.27: Schematic diagram of the 12bit successive approximation ADC 
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Figure 6.28: Mask layout of the 12bit successive approximation ADC (area: 
0.449mm2) 
 Figure 6.29 shows the transient response of the digital block where the 
comparator output is set to logic ‘1’. The digital block starts counting at the first 
falling edge of the clock when the ‘Master_rst’ pin is pull to logic ‘1’. The ‘convert’ 
signal goes low after 4 clock cycle which triggers the ‘comp_clk’, ‘selector_clk’ and 
‘delay_rst’ to function as explained earlier. One glitch is observed on the ‘comp_clk’ 
during the computation of the MSB but as the ‘selector_clk’ is already switched to 
logic ‘1’, it have no effect on the final output of the digital computation. 




Figure 6.29: Transient response of the outputs from the digital block of the ADC 
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‘g11’, ‘g10’, ‘r10’ and ‘r11’ are the logic that controls the transmission gates of the 
capacitor array. As seen from the simulation results, they are tied to logic ‘1’ 
during sampling period. As soon as the ‘convert’ pin is switched low, ‘g11’ and 
‘g10’ are set high to tie all the free ends of the capacitor to AGND, effectively 
trapping the charge that is proportional to the input voltage. The free ends are 
sequentially connected to VREF for half a clock cycle after the ‘delay_rst’ pin is 
switch to logic ‘1’ with each bit computation being 2 clock cycles apart. As the 
comparator output is set to logic ‘1’, the ‘selector’ output, which is also the MSB, 







800mV 0000 1000 1000 0000 1000 1000 
900mV 0001 1001 1001 0001 1001 1001 
1V 0010 1010 1001 0010 1010 1010 
1.1V 0011 1011 1010 0011 1011 1011 
1.2V 0100 1100 1100 0100 1100 1100 
1.3V 0101 1101 1101 0101 1101 1101 
1.4V 0110 1110 1110 0110 1110 1110 
1.6V 1001 0001 0000 1001 0001 0001 
1.7V 1010 0010 0001 1010 0010 0010 
1.8V 1011 0011 0010 1011 0011 0011 
1.9V 1100 0100 0011 1100 0100 0100 
2.0V 1101 0101 0100 1101 0101 0101 
2.1V 1110 0110 0101 1110 0110 0110 
2.2V 1111 0111 0110 1111 0111 0111 
Table 6.6: Simulation results of the ADC 
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Table 6.6 shows the simulation result of the ADC conducted over the whole 
input range from 0.75V to 2.25V. This range is determined by setting VREF1 and 
VREF to 0.75V and 2.25V respectively. From the simulation results it is observed 
that the simulation results agree with the theoretical results for the whole input 
voltage range. A maximum difference recorded is only 1 unit which is due to the 
slight DC offset of the regenerative comparator. In addition, the accuracy of the 
simulated result over the whole input range also shows the absence of any gain 
error in the implemented ADC.  
Table 6.7 shows the specifications overview of the successive approximation 
ADC obtained through post layout simulations. The total power consumption is 
19.24µW while the total die area used is 0.449mm2. 
Parameters Value 
Supply voltage 3V 
Supply current 6.415µA 
Power Consumption 19.24µW 
DC error +80µV 
Resolution 12bits (0.36mV) 
Sampling Frequency 500samples/s 
Input Voltage Range 0.75V-2.25V 
Die Area 0.449mm2 
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6.5 Chip Layout 
 
Figure 6.30: Chip layout (area: 3.768mm2) 
The final chip layout is as shown in Figure 6.30 with all the power and signal pads 
intact. The analog and digital sections are separated by substrate guard rings to 
reduce noise coupling. The IA, LPF and ADC are connected internally using a 
multiplexer so that external input can be used if required for testing purposes. The 
total chip area is 3.768mm2 and 1.445mm2 for with and without pads respectively. 
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6.6 Conclusion 
In this chapter, the schematic implementation and the simulation results of all three 
building blocks namely the instrumentation amplifier, the low pass filter and the 
analog-to-digital converter was presented. In general, the simulations were 
concentrated firstly to determine the correct functionality of each individual 
building block so as to ensure that the blocks have performed as designed. Beyond 
that, specifically for the instrumentation amplifier, simulations were concentrated 
mainly on the noise performance of the circuit as this block constitutes the main 
gain stage of the whole bioelectric acquisition system. For the switched capacitor 
filter instead, the simulations were concentrated mainly to obtain the cutoff 
frequency of the filter as well as to determine the amount of clock feedthrough due 
to the switching activities. Lastly, the simulations of the analog-to-digital converter 
were concentrated on the accuracy of the conversion when parasitic capacitances 
are included in the circuit.  
 From the simulation results, we can observe that each block have achieved 
the desired performances as required for a bioelectric acquisition system.  







From the project, a bioelectric acquisition system which consists of a nested-
chopper instrumentation amplifier, a 6th order switched capacitor low pass filter and 
a 12-bit successive approximation analog-to-digital converter was successfully 
designed using the Cadence software. Simulation results obtained for the nested-
chopper instrumentation amplifier clearly shows the effectiveness of the technique 
in the elimination of the flicker noise that is dominant at low frequencies. 
Simulation results obtained for the switched capacitor low pass filter shows that it 
is capable of attaining good accuracy in its cutoff frequency where post design 
tuning is not necessary. Similarly, simulation of the SAR ADC also reveals a high 
degree of accuracy even when parasitic capacitors are included. 
 Besides the good performance of the circuits implemented, significant die 
area reduction was achieved using the capacitor optimization method and the T-
network structure in the filter implementation and the two’s complement algorithm 
in the SAR ADC. This not only help reduced the size of the final chip but also help 
reduce the total cost for the actual implementation of the bioelectric acquisition 
system.  
 Lastly, the test and evaluation results from an earlier version of the design 
also reveal that the circuit implemented could function properly as the bioelectric 
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acquisition system. Test conducted in the acquisition of the ECG signals shows that 
important points on the ECG signal can be acquired using the fabricated chip.  
 
7.2 Problems Encountered  
During the whole duration of the research, numerous problems are encountered. 
One of the main problems is encountered during the implementation of the low 
pass filter using the switched capacitor method with regards to the clock 
feedthrough phenomenon. This effect is significant particularly when the amplitude 
of the input signal is low where large voltage spikes are observed at every clock 
transition. To solve this problem, a better understanding of the principle behind the 
switched capacitor operation was necessary. This was achieved with the help of 
past research papers. And through repeated simulations, the final acceptable result 
is obtained. 
 Besides the clock feedthrough problem, another main problem encountered 
is during the implementation of the analog-to-digital converter with regards to the 
final accuracy of the conversion. Particularly when parasitic capacitances are 
included in the simulations, a significant gain error can be observed where the error 
obtained at extreme ends of the input voltage range can be as high as 10 to 20 units. 
This phenomenon will decrease the final resolution down to as low as only 8 bit. 
To solve this problem, the ‘extracted’ view from the layout tool was examined to 
identify the sensitive nodes. And with this knowledge, numerous layout techniques 
were employed to reduce the parasitic capacitance at these sensitive nodes.  
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7.3 Proposed Future Works 
One important improvement that can be made on the bioelectric acquisition 
implemented is the total power consumption of the entire system. Even though a 
SAR ADC with low power consumption was implemented, the power consumption 
of the instrumentation amplifier and the low pass filter is still relatively high. One 
method capable of achieving this is to lower further the power supply from 3V to 1 
or 1.2V.  
 Another improvement that can be made is particularly for the 
instrumentation amplifier. In order to address the problem of flicker noise, common 
mode voltage interference and baseline DC drift, three specialize circuit was added 
to the final circuit which makes the implementation complicated. In future, a circuit 
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MATLAB Code for Code Density Testing to Determine INL and DNL
 115
 From MAXIM application notes  
 
%Code density/histogram test to calculate INL and DNL require a 
large number of samples. 
%Step 1: Apply a close to full-scale sine wave (but not clipping) 
and find the mid-code for the applied signal. 
%Step 2: Apply the same sine wave input, but slightly larger 
amplitude to clip the ADC slightly. 
%Run the following program, enter the number of samples, resolution 
and mid-code from Step 1and continue. 
%Copyright Au/Hofner, Maxim Integrated Products, 120 San Gabriel 
Drive, Sunnyvale, CA94086 
%This program is believed to be accurate and reliable. This program 
may get altered without prior notification. 
 
filename=input('File Name or press ENTER for Listing Transfer 
HP16500C: '); 
if isempty(filename) 
   filename = 'listing'; 
end 
fid=fopen(filename,'r'); 
numpt=input('Number of Data Points?  '); 
numbit=input ('ADC Resolution?  '); 
mid_code=input(Enter Mid-Code (Mean):  '); 
 
for i=1:13, %Discard 13 lines of redundant or header-related 
HP16500C data 







code_count=zeros(1,2^numbit);  %Code count 
 
for i=1:size(code), 
   code_count(code(i)+1)=code_count(code(i)+1) + 1; 
end 
 
%Routine to detect whether the ADC's input is clipping or not 
if code_count(1) == 0 | code_count(2^numbit) == 0 | ... 
  (code_count(1) < code_count(2)) | (code_count(2^numbit-1) > 
code_count(2^numbit)) 
   disp('Increase Sine-Wave Amplitude to Slightly Clip the ADC!!!'); 
   break; 
end 
 
A=max(mid_code,2^numbit-1-mid_code)+0.1; %Initial estimate of actual 
sine wave amplitude 
 
vin=(0:2^numbit-1)-mid_code; %distance of codes to mid code 
sin2ramp=1./(pi*sqrt(A^2*ones(size(vin))-vin.*vin));
 %sin2ramp*numpt is the expected 
%Count each code; keep increasing estimate of A until the actual 
total number of counts from 
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%code 1 to 2^numbit-2 matches with that predicted by sin2ramp*numpt 
while sum(code_count(2:2^numbit-1)) < numpt*sum(sin2ramp(2:2^numbit-
1)) 
  A=A+0.1; 
  sin2ramp=1./(pi*sqrt(A^2*ones(size(vin))-vin.*vin)); 
end 
 




title('CODE HISTOGRAM - SINE WAVE'); 
xlabel('DIGITAL OUTPUT CODE'); 
ylabel('COUNTS'); 
axis([0 2^numbit-1 0 max(code_count(2),code_count(2^numbit-1))]); 
code_countn=code_count(2:2^numbit-1)./(numpt*sin2ramp(2:2^numbit-
1)); %End points discarded! 
figure; 
plot([1:2^numbit-2],code_countn); 
title('CODE HISTOGRAM - NORMALIZED') 
xlabel('DIGITAL OUTPUT CODE'); 
ylabel('NORMALIZED COUNTS'); 
 
dnl=code_countn-1; %DNL=Vj+1-Vj-1LSB where Vj represents a 
transition point 





   inl(j)=sum(dnl(1:j)); %INL,j=DNL,0+DNL,1+...+DNL,j 
end 
%INL still contains the offset and gain error! 
 
%INL with end-points fit, i.e. INL=0 at end-points the straight line 
joining the 2 end points 
%[p,S]=polyfit([1,2^numbit-2],[inl(1),inl(2^numbit-2)],1); 














title('INL (BEST END-POINT FIT)'); 













         Chip Photograph 
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Appendix 3: Chip Photograph of the Fabricated IC  
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